SI5319C-C-GMR Silicon Laboratories Inc, SI5319C-C-GMR Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI5319C-C-GMR
Manufacturer Part Number
SI5319C-C-GMR
Description
IC CLOCK MULT/ATTENUATOR 36QFN
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI5319C-C-GMR.pdf
(50 pages)
Specifications of SI5319C-C-GMR
Input
*
Output
*
Frequency - Max
*
Voltage - Supply
*
Operating Temperature
*
Mounting Type
Surface Mount
Package / Case
36-VFQFN Exposed Pad
Frequency-max
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 3. Microprocessor Control (Continued)
(V
Table 4. AC Specifications
(V
Low Time, SCLK
High Time, SCLK
Delay Time, SCLK Fall
to SDO Active
Delay Time, SCLK Fall
to SDO Transition
Delay Time, SS Rise
to SDO Tri-state
Setup Time, SS to
SCLK Fall
Hold Time, SS to
SCLK Rise
Setup Time, SDI to
SCLK Rise
Hold Time, SDI to
SCLK Rise
Delay Time between
Slave Selects
Single-Ended Reference Clock Input Pin XA (XB with cap to GND)
Input Resistance
Input Voltage Swing
Differential Reference Clock Input Pins (XA/XB)
Input Voltage Swing
CKIN Input Pins
Input Frequency
DD
DD
= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, T
= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, T
Parameter
Parameter
XA/XB
Symbol
Symbol
XA
XA
CKN
t
t
t
t
t
t
t
t
t
su1
su2
t
hsc
lsc
d1
d2
d3
h1
h2
cs
VPP
RIN
VPP
F
RATE[1:0] = LM or MH, ac
RATE[1:0] = LM or MH, ac
A
A
RATE[1:0] = LM or MH
= –40 to 85 °C)
= –40 to 85 °C)
Test Condition
Test Condition
20–20%
80–80%
coupled
coupled
Rev. 1.0
0.002
Min
Min
0.5
0.5
30
30
25
20
25
20
25
—
—
—
—
Typ
—
—
—
—
—
—
—
—
—
—
Typ
12
—
—
—
Max
Max
25
25
25
710
—
—
—
—
—
—
—
1.2
1.2
—
Si5319
each.
MHz
Unit
Unit
V
V
k
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
PP
PP
,
9