SI5368B-B-GQ Silicon Laboratories Inc, SI5368B-B-GQ Datasheet

no-image

SI5368B-B-GQ

Manufacturer Part Number
SI5368B-B-GQ
Description
IC ANY-RATE MULTI/ATTEN 100TQFP
Manufacturer
Silicon Laboratories Inc
Type
Clock Multiplierr
Datasheets

Specifications of SI5368B-B-GQ

Number Of Circuits
1
Package / Case
100-TQFP, 100-VQFP
Pll
Yes with Bypass
Input
Clock
Output
CML, CMOS, LVDS, LVPECL
Ratio - Input:output
4:5
Differential - Input:output
Yes/Yes
Frequency - Max
808MHz
Divider/multiplier
No/Yes
Voltage - Supply
1.62 V ~ 2.75 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Frequency-max
808MHz
Maximum Input Frequency
710 MHz
Minimum Input Frequency
0.002 MHz
Output Frequency Range
0.002 MHz to 1417 MHz
Supply Voltage (max)
2.75 V
Supply Voltage (min)
1.62 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
1.8 V, 2.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI5368B-B-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
A
Description
The Si5368 is a jitter-attenuating precision clock multiplier for
applications requiring sub 1 ps rms jitter performance. The
Si5368 accepts four clock inputs ranging from 2 kHz to
710 MHz and generates five independent, synchronous clock
outputs ranging from 2 kHz to 945 MHz and select
frequencies to 1.4 GHz. The device provides virtually any
frequency translation combination across this operating
range. The outputs are divided down separately from a
common source. The Si5368 input clock frequency and clock
multiplication ratio are programmable through an I
interface. The Si5368 is based on Silicon Laboratories' 3rd-
generation DSPLL
frequency synthesis and jitter attenuation in a highly
integrated PLL solution that eliminates the need for external
VCXO and loop filter components. The DSPLL loop
bandwidth
performance optimization at the application level. Operating
from a single 1.8 or 2.5 V supply, the Si5368 is ideal for
providing clock multiplication and jitter attenuation in high
performance timing applications.
Applications
Preliminary Rev. 0.3 3/07
N Y
SONET/SDH OC-48/OC-192 line cards
GbE/10GbE, 1/2/4/8/10GFC line cards
ITU G.709 and custom FEC line cards
Wireless basestations
Data converter clocking
xDSL
SONET/SDH + PDH clock synthesis
Test and measurement
LOL/LOS/FOS Alarms
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
FSYNC Realignment
-R
Latency Control
Device Interrupt
Clock Select
A T E
is
I
Rate Select
2
C/SPI Port
digitally
CKIN1
CKIN2
CKIN3
CKIN4
®
P
technology, which provides any-rate
R E C I S I O N
programmable,
÷ N31
÷ N32
÷ N33
÷ N34
Control
Copyright © 2007 by Silicon Laboratories
C
providing
L O C K
Xtal or Refclock
2
C or SPI
jitter
M
U L T I P L I E R
DSPLL
÷ N2
Output Clock 2
Features
Input Clock 3
Input Clock 4
®
Generates any frequency from 2 kHz to 945 MHz
and select frequencies to 1.4 GHz from an input
frequency of 2 kHz to 710 MHz
Ultra-low jitter clock outputs w/jitter generation as
low as 0.3 ps rms (50 kHz–80 MHz)
Integrated loop filter with selectable loop bandwidth
(60 Hz to 8.4 kHz)
Meets OC-192 GR-253-CORE jitter specifications
Four clock inputs w/manual or automatically
controlled hitless switching
Five clock outputs with selectable signal format
(LVPECL, LVDS, CML, CMOS)
SONET frame sync switching and regeneration
Support for ITU G.709 and custom FEC ratios
(255/238, 255/237, 255/236)
LOL, LOS, FOS alarm outputs
Digitally-controlled output phase adjust
I
On-chip voltage regulator for 1.8 or 2.5 V ±10%
operation
Small size: 14 x 14 mm 100-pin TQFP
Pb-free, RoHS compliant
2
C or SPI programmable settings
P
/J
R E L I M I N A R Y
÷ NFS
÷ NC3
÷ NC4
÷ NC2
÷ NC1
I T T E R
A
T T E N U A T O R
Si5368
D
A TA
VDD (1.8 or 2.5 V)
GND
CKOUT2
CKOUT3
CKOUT4
CKOUT5/FS_OUT
CKOUT1
S
H E E T
Si5368

Related parts for SI5368B-B-GQ

SI5368B-B-GQ Summary of contents

Page 1

Description The Si5368 is a jitter-attenuating precision clock multiplier for applications requiring sub 1 ps rms jitter performance. The Si5368 accepts four clock inputs ...

Page 2

Si5368 Table 1. Performance Specifications (V = 1.8 or 2.5 V ±10 – º Parameter Symbol Temperature Range T Supply Voltage V Supply Current I DD Input Clock Frequency CK (CKIN1, CKIN2, CKIN3, CKIN4) ...

Page 3

Table 1. Performance Specifications (Continued 1.8 or 2.5 V ±10 – º Parameter Symbol Output Clocks (CKOUT1, CKOUT2, CKOUT3, CKOUT4, CKOUT5/FS_OUT) Common Mode V OCM Differential Output Swing V Single Ended Output ...

Page 4

Si5368 0 -20 -40 -60 -80 -100 -120 -140 -160 100 1000 Table 2. Absolute Maximum Ratings Parameter DC Supply Voltage LVCMOS Input Voltage Junction Temperature Storage Temperature Range ESD HBM Tolerance (100 pF, 1.5 kΩ) ESD MM Tolerance Latch-Up ...

Page 5

Figure 2. Si5368 Typical Application Circuit (I Figure 3. Si5368 Typical Application Circuit (SPI Control Mode) Preliminary Rev. 0.3 Si5368 2 C Control Mode) 5 ...

Page 6

Si5368 1. Functional Description The Si5368 is a jitter-attenuating precision clock multiplier for applications requiring sub 1 ps rms jitter performance. The Si5368 accepts four clock inputs ranging from 2 kHz to 710 MHz and generates five independent, synchronous clock ...

Page 7

Pin Descriptions: Si5368 100 RST NC 4 VDD 5 VDD 6 GND 7 GND 8 C1B 9 10 C2B C3B 11 12 INT_ALM CS0_C3A 13 GND 14 15 VDD ...

Page 8

Si5368 Table 3. Si5368 Pin Descriptions (Continued) Pin # Pin Name I 15, 27, V Vdd DD 62, 63, 76, 79, 81, 84, 86, 89, 91, 94, 96, 99, 100 7, 8, 14, 18, GND GND 19, 26, ...

Page 9

Table 3. Si5368 Pin Descriptions (Continued) Pin # Pin Name I/O Signal Level 13 CS0_C3A I/O 57 CS1_C4A FS_ALIGN I 29 CKIN4 CKIN4– Note: Internal register names are indicated by underlined italics, ...

Page 10

Si5368 Table 3. Si5368 Pin Descriptions (Continued) Pin # Pin Name I/O 32 RATE1 I 42 RATE0 34 CKIN2 CKIN2– 39 CKIN3 CKIN3– 44 CKIN1 CKIN1– 49 LOL O 54 DEC I Note: Internal ...

Page 11

Table 3. Si5368 Pin Descriptions (Continued) Pin # Pin Name I/O Signal Level 55 INC I 58 C1A O 59 C2A O 60 SCL I 61 SDA_SDO I A2_SS I Note: Internal register names ...

Page 12

Si5368 Table 3. Si5368 Pin Descriptions (Continued) Pin # Pin Name I/O 71 SDI I 77 CKOUT3 CKOUT3– 82 CKOUT1– CKOUT1+ 87 FS_OUT– FS_OUT+ 90 CMODE I 92 CKOUT2 CKOUT2– 97 CKOUT4– ...

Page 13

... Ordering Guide Ordering Part Output Clock Number Frequency Range Si5368A-B-GQ 2 kHz–945 MHz 970–1134 MHz 1.213–1.417 GHz Si5368B-B-GQ 2 kHz–808 MHz Si5368C-B-GQ 2 kHz–346 MHz Package 100-Pin TQFP 100-Pin TQFP 100-Pin TQFP Preliminary Rev. 0.3 Si5368 Temperature Range – °C – ...

Page 14

Si5368 4. Package Outline: 100-Pin TQFP Figure 4 illustrates the package details for the Si5368. Table 4 lists the values for the dimensions shown in the illustration. Figure 4. 100-Pin Thin Quad Flat Package (TQFP) Table 4. Dimension Min Nom ...

Page 15

Recommended PCB Layout Figure 5. PCB Land Pattern Diagram Preliminary Rev. 0.3 Si5368 15 ...

Page 16

Si5368 Table 5. PCB Land Pattern Dimensions Dimension Notes (General): 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing is per ...

Page 17

D C OCUMENT HANGE LIST Revision 0.1 to Revision 0.2 Changed LVTTL to LVCMOS in Table 2, “Absolute Maximum Ratings,” on page 4. Updated Figure 2 and Figure 3 on page 5. Updated “2. Pin Descriptions: Si5368”. Added RATE0 to ...

Page 18

... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...

Related keywords