ISL12058IUZ Intersil, ISL12058IUZ Datasheet - Page 14

• Manufacturer Part Number: ISL12058IUZ
• Description: IC RTC/CALENDAR I2C-BUS 8-MSOP
• Manufacturer: Intersil
• Type: Clock/Calendar/Alarmr

Specifications of ISL12058IUZ

• Time Format: HH:MM:SS (12/24 hr)
• Date Format: YY-MM-DD-dd
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 1.4 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -

Device Addressing
Following a start condition, the master must output a Slave
Address Byte. The 7 MSBs of the Slave Address Byte are
the device identifier bits, and the device identifier bits are
“1101111”.
The last bit of the Slave Address Byte defines a read or write
operation to be performed. When this R/W bit is a “1”, then a
read operation is selected. A “0” selects a write operation
(refer to Figure 10).
After loading the entire Slave Address Byte from the SDA
bus, the ISL12058 compares the device identifier bits with
“1101111”. Upon a correct compare, the device outputs an
acknowledge on the SDA line.
Following the Slave Address Byte is a 1 byte register
address. The register address is supplied by the master
device. On power-up, the internal address counter is set to
address 0h, so a current address read of the RTC array
starts at address 0h. When required, as part of a random
read, the master must supply the 1 Word Address Bytes as
shown in Figure 11.
In a random read operation, the slave byte in the “dummy
write” portion must match the slave byte in the “read”
section. For a random read of the Clock/Control Registers,
the slave byte must be “1101111x” in both places.
FIGURE 10. SLAVE ADDRESS, WORD ADDRESS, AND DATA
A7
D7
1
SIGNALS FROM
SIGNAL AT SDA
SIGNALS FROM
THE MASTER
THE ISL12058
A6
D6
1
A5
D5
0
BYTES
A4
D4
1
S
T
A
R
T
A3
D3
1
1
IDENTIFICATION
1
14
1
A2
D2
0
BYTE
1
1 1 1
1
A1
D1
R/W
0
FIGURE 9. SEQUENTIAL BYTE WRITE SEQUENCE
A0
D0
R/W BIT = “0”
A
C
K
SLAVE
ADDRESS BYTE
REGISTER
ADDRESS
DATA BYTE
ADDRESS
BYTE
ISL12058
A
C
K
FIRST DATA
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
ISL12058 responds with an ACK. At this time, the I
interface enters a standby state.
Read Operation
A Read operation consists of a three byte instruction
followed by one or more Data Bytes (see Figure 11). The
master initiates the operation issuing the following
sequence: a START, the Identification byte with the R/W bit
set to “0”, an Address Byte, a second START, and a second
Identification byte with the R/W bit set to “1”. After each of
the three bytes, the ISL12058 responds with an ACK. Then
the ISL12058 transmits Data Bytes as long as the master
responds with an ACK during the SCL cycle following the
eighth bit of each byte. The master terminates the read
operation (issuing a STOP condition) following the last bit of
the last Data Byte (see Figure 11).
The Data Bytes are from the memory location indicated by
an internal pointer. This pointer’s initial value is determined
by the Address Byte in the Read operation instruction, and
increments by one during transmission of each Data Byte.
After reaching the memory location 1Fh, the pointer “rolls
over” to 00h, and the device continues to output data for
each ACK received.
BYTE
A
C
K
A
C
K
LAST DATA
BYTE
A
C
K
S
O
P
T
June 15, 2009
2
C
FN6756.0