AD872AJE Analog Devices Inc, AD872AJE Datasheet
AD872AJE
Specifications of AD872AJE
Available stocks
Related parts for AD872AJE
AD872AJE Summary of contents
Page 1
FEATURES Monolithic 12-Bit 10 MSPS A/D Converter Low Noise: 0.26 LSB RMS Referred-to-Input No Missing Codes Guaranteed Differential Nonlinearity Error: 0.5 LSB Signal-to-Noise and Distortion Ratio Spurious-Free Dynamic Range Power Dissipation: 1.03 W Complete: On-Chip ...
Page 2
AD872A–SPECIFICATIONS DC SPECIFICATIONS ( MIN Parameter RESOLUTION MAX CONVERSION RATE INPUT REFERRED NOISE ACCURACY Integral Nonlinearity (INL) Differential Nonlinearity (DNL) No Missing Codes 2 Zero Error (@ + Gain Error (@ +25 C) TEMPERATURE DRIFT Zero ...
Page 3
AC SPECIFICATIONS ( MIN Parameter SIGNAL-TO-NOISE & DISTORTION RATIO (S/N+ MHz INPUT f = 4.99 MHz INPUT SIGNAL-TO-NOISE RATIO (SNR MHz INPUT f = 4.99 MHz INPUT TOTAL HARMONIC DISTORTION (THD) f ...
Page 4
AD872A SWITCHING SPECIFICATIONS Parameter 1 Clock Period CLOCK Pulsewidth High CLOCK Pulsewidth Low 2 Clock Duty Cycle Output Delay Pipeline Delay (Latency) Data Access Time (LCC Package Only) Output Float Delay (LCC Package Only) NOTES 1 Conversion rate is operational ...
Page 5
DIP LCC Symbol Pin No. Pin No INA INB AGND DGND ...
Page 6
... SPURIOUS FREE DYNAMIC RANGE The difference, in dB, between the rms amplitude of the input signal and the peak spurious signal. ORDERING GUIDE Model Temperature Range AD872AJD +70 C AD872AJE + AD872ASD – +125 C 2 AD872ASE – +125 C NOTES Ceramic DIP Leadless Ceramic Chip Carrier ...
Page 7
Dynamic Characteristics–Sample Rate: 10 MSPS–AD872A INPUT FREQUENCY – Hz Figure 2. AD872A S/(N+D) Input Frequency 1 Figure 4. AD872A Typical FFT Figure 5. ...
Page 8
AD872A–Dynamic Characteristics–Sample Rate: 10 MSPS 700000 618061 600000 500000 400000 300000 200000 100000 19559 0 –1 0 DEVIATION FROM CORRECT CODE – LSB Figure 8. AD872A Output Code Histogram for DC Input f = 750kHz IN f ...
Page 9
THEORY OF OPERATION The AD872A is implemented using a 4-stage pipelined multiple flash architecture. A differential input track-and-hold amplifier (THA) acquires the input and converts the input voltage into a differential current. A 4-bit approximation of the input is made ...
Page 10
AD872A Figure 12 shows the common-mode rejection performance vs. frequency for p-p common-mode input. This excellent common-mode rejection over a wide bandwidth affords the user the opportunity to eliminate many potential sources of input noise as common ...
Page 11
The wide input bandwidth and superior dynamic performance of the input THA make the AD872A suitable for undersam- pling applications where the input frequency exceeds half the sample frequency. The input THA is designed to recover rap- idly from input ...
Page 12
AD872A R 2. REF IN +5V REF 2k 3.9k REF GND Figure 21. Optional +5 V Reference Input Circuit REFERENCE GROUND The REF GND pin provides the reference point for both the reference input, and the reference output. ...
Page 13
Note that if the in- put is driven beyond +1.5 V, the digital outputs may not stay at +FS, but may actually fold back to midscale. The AD872A’s CMOS digital output drivers are sized ...
Page 14
AD872A ANALOG SUPPLIES AND GROUNDS The AD872A features separate analog and digital supply and ground pins, helping to minimize digital corruption of sensitive analog signals. In general, AV and AV SS should be decoupled to AGND, the analog common, as ...
Page 15
Figure 32 shows how a dc offset can be applied using the AD568 12-bit, high speed digital-to-analog converter (DAC). This circuit can be used for applications requiring offset adjust- ments on every clock cycle. The AD568 connection scheme is used ...
Page 16
AD872A +5A C12 0.1 ANALOG IN J1 TP1 R1 C20 10pF 49.9 C18 C7 0 JP1 JP2 U2 C21 REF43 + OUT 5 4 GND * ...
Page 17
Figure 35. Silkscreen Layer PCB Layout (Not Shown to Scale) Reference Designator R1 R4–R17 C1–C3 C4–C6 C7 C8–C19, C22 C20 C21 FB1–FB3 J1, J2 JP2 JP1–JP11 P1 REV. A Table IV. ...
Page 18
AD872A Figure 36. Component Side PCB Layout (Not Shown to Scale) Figure 37. Solder Side PCB Layout (Not Shown to Scale) –18– REV. A ...
Page 19
Figure 38. Ground Layer PCB Layout (Not Shown to Scale) Figure 39. Power Layer PCB Layout (Not Shown to Scale) REV. A –19– AD872A ...
Page 20
AD872A PIN 1 0.225 (5.72) MAX 0.200 (5.08) 0.125 (3.18) OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead Side Brazed DIP (D-28) 0.005 (0.13) MIN 0.100 (2.54) MAX 28 15 0.610 (15.49) 0.500 (12.70 0.060 (1.52) 1.490 ...