SC1200UCL-266 AMD (ADVANCED MICRO DEVICES), SC1200UCL-266 Datasheet - Page 104

• Manufacturer Part Number: SC1200UCL-266
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of SC1200UCL-266

• Lead Free Status / Rohs Status: Not Compliant

5.4.2.6
The Parallel Port supports all IEEE 1284 standard commu-
nication modes: Compatibility (known also as Standard or
SPP), Bidirectional (known also as PS/2), FIFO, EPP
(known also as Mode 4) and ECP (with an optional
Extended ECP mode).
The Parallel Port includes two groups of runtime registers,
as follows:
• A group of 21 registers at first level offset, sharing 14
104
Index F0h
This register is reset by hardware to F2h.
Index
30h
60h
61h
70h
71h
74h
75h
F0h
entries. Three of these registers (at Offset 403h, 404h,
and 405h) are used only in the Extended ECP mode.
Bit
7:5
3:2
4
1
0
LDN 07h - Parallel Port
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
Description
Reserved. Must be 11.
Extended Register Access.
0: Registers at base (address)+403h, base+404h and base+405h are not accessible (reads and writes are ignored).
1: Registers at base (address)+403h, base+404h and base+405h are accessible. This option supports run-time configura-
Reserved.
Power Mode Control. When the logical device is active:
0: Parallel port clock disabled. ECP modes and EPP timeout are not functional when the logical device is active. Registers
1: Parallel port clock enabled. All operation modes are functional when the logical device is active. (Default)
TRI-STATE Control. When enabled and the device is inactive, the logical device output pins are in TRI-STATE.
0: Disable. (Default)
1: Enable.
tion within the Parallel Port address space.
are maintained.
Configuration Register or Action
Activate. See also bit 0 of the SIOCF1 register.
Base Address MSB register. Bits [7:3] (for A[15:11]) are RO, 00000b. Bit 2 (for A10) should
be 0b.
Base Address LSB register. Bits 1 and 0 (A1 and A0) are RO, 00b. For ECP Mode 4 (EPP)
or when using the Extended registers, bit 2 (A2) should also be 0b.
Interrupt Number.
Interrupt Type.
Bits [7:2] are RO.
Bit 1 is R/W.
Bit 0 is RO. It reflects the interrupt type dictated by the Parallel Port operation mode. This bit
is set to 1 (level interrupt) in Extended Mode and cleared (edge interrupt) in all other modes.
DMA Channel Select.
Report no second DMA assignment.
Parallel Port Configuration register. (See Table 5-16.)
32579B
Table 5-16. Parallel Port Configuration Register
Table 5-15. Relevant Parallel Port Registers
Parallel Port Configuration Register (R/W)
• A group of four registers, used only in the Extended ECP
The desired mode is selected by the ECR runtime register
(Offset 402h). The selected mode determines which runt-
ime registers are used and which address bits are used for
the base address. (See Section 5.8.1 on page 129 for fur-
ther details regarding the runtime registers.)
Table 5-15 lists the configuration registers which affect the
Parallel Port. Only the last register (F0h) is described here
(Table 5-16). See Table 5-3 "Standard Configuration Regis-
ters" on page 95 for descriptions of the others.
mode, accessed by a second level offset.
AMD Geode™ SC1200/SC1201 Processor Data Book
Reset Value: F2h
SuperI/O Module
Reset
Value
00h
F2h
02h
78h
07h
02h
04h
04h