CYNCP80192-BGC Cypress Semiconductor Corp, CYNCP80192-BGC Datasheet - Page 15

no-image

CYNCP80192-BGC

Manufacturer Part Number
CYNCP80192-BGC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CYNCP80192-BGC

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CYNCP80192-BGC
Manufacturer:
CY
Quantity:
30
Part Number:
CYNCP80192-BGC
Quantity:
7
Part Number:
CYNCP80192-BGC
Manufacturer:
CYPRESS
Quantity:
6
Part Number:
CYNCP80192-BGC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Successive search operations are pipelined. For a 64-bit
network processor interface running at 100 MHz, the NDC can
sustain 33 MSPS for tables configured as ×68 bit in the NSEs.
For ×136-bit CFG, the performance will be 25 MSPS, and for
×272-bit CFG, the peak performance will be 16.67 MSPS. For
a 32-bit network processor Interface, the peak performance
will drop by a factor of one half compared to the performance
of the 64-bit interface.
7.3.2
For the Search command these words contain the search key
that will be presented to the NSEs. Table 7-6 shows the
Table 7-6. Search Data
Result Registers 0 and 1 return the result of the search
operation.
Learn Command (03H). The Learn command’s structure is
le(indx). The Learn command will use two 64-bit words
(command descriptor word and Data 0) in the context
descriptor. The command includes an index for a Comparand
register of the NSE, where the data to be Learnt was stored by
a prior search instruction. Data 0 contains the data to be
written in associative SRAM. Learn will result in error if the
Learn is performed when the NSE SE_FULL is high. The error
bit in the result register will indicate the error. The Learn error
will be set in the error and status register.
Table 7-7. Move Command Parameters
For Move instruction, Data 0 is used to pass the source
address pointer and SEID, destination address pointer and the
SEID, and the number of ×68 entries to be moved move/swap
length.
The NDC implements the Move instruction as Burst Read and
then a Burst Write into the NSEs.
Swap Command (05H). The Swap command’s structure is
sw(addr1, addr2, len). The Swap command will use two 64-bit
words in the context descriptor: command word, and Data 0
Table 7-8. Swap Command Parameters
For Swap instruction, Data 0 is used to pass the first address
pointer and SEID, the second address pointer and SEID, and
the number of ×68 entries to be swapped. The NDC
implements the Swap instruction as two burst Reads and then
Document #: 38-02043 Rev. *C
Data 0 Reserved Move Length Destination
ADR
Data 0
ADR
Search Size
Context Descriptor Data 0–Data 3
63–57
Reserved
00
01
10
11
63–7
56–48
Swap Length
Data 0 —> DQ[67:4] (Cycle A and B)
Data 0 —> DQ[67:4] (Cycle A), Data 1 —> DQ[67:4] (Cycle B)
Data 0 —> DQ[67:4] (Cycle A), Data 1 —> DQ[67:4] (Cycle B)
Data 2 —> DQ[67:4] (Cycle C), Data 3 —> DQ[67:4] (Cycle D)
Reserved
56–48
47–43
SEID
Second
47–43
SEID
Reserved
42–40
Reserved
42–40
Meaningful Data (64 bits each)
Address Pointer
Destination
Second Address
meaningful fields for each search size that are driven on the
NSE bus DQ from the descriptors.The data driven on the
DQ[3:0] for various searches is picked from the command
word as follows.
0 and Data 1.
0, Data 1, Data 2, and Data 3.
Move Command (04 H). The Move command’s structure is
mv(addr1, addr2, len). The Move command utilizes two 64-bit
words in the context descriptor: command descriptor word,
and Data 0 word. Bits 15–0 of the Data 0 word will contain the
source address; bits 23–19 will contain the SEID; bits 39–24
will contain the destination address, bits 47–43 will contain the
destination SEID; and bits 56–48 will contain the move block
length (see Table 7-7). Current implementation restricts the
maximum move block length to 256 words (of 68-bit each) in
between/within the NSE(s). The minimum length for the Move
command is four locations.
word. Bits 15–0 of the Data 0 word will contain the first
address; bits 23–19 will contain the first SEID; bits 39–24 will
contain the second address, bits 47–43 will contain the second
SEID; and bits 56–48 will contain the Swap block length (see
Table 7-8). The maximum Swap block length is 128 words (of
68-bit each) in the NSE. The minimum length for Swap is four
locations.
two burst Writes into the NSEs. Note. The Move and Swap
commands will not work across the NSE boundaries if several
NSEs are cascaded.
39–24
Pointer
39–24
68-bit search: layer attribute and valid bits for Data 0.
136-bit search: layer attribute and valid bits for Data
272-bit search: layer attribute and valid bits for Data
Source SEID
23–19
First SEID
23–19
Reserved
18–16
Reserved
18–16
CYNCP80192
Source Address
First Address
Page 15 of 37
Pointer
15–0
Pointer
15–0

Related parts for CYNCP80192-BGC