DAC1205D650HW/C1,5 NXP Semiconductors, DAC1205D650HW/C1,5 Datasheet - Page 20

• Manufacturer Part Number: DAC1205D650HW/C1,5
• Description: IC DAC 12BIT 650MSPS DL 100HTQFP
• Manufacturer: NXP Semiconductors

Specifications of DAC1205D650HW/C1,5

• Settling Time: 20ns
• Number Of Bits: 12
• Data Interface: SPI™
• Number Of Converters: 2
• Voltage Supply Source: Analog and Digital
• Power Dissipation (max): 1.4W
• Operating Temperature: -45°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 100-TQFP Exposed Pad, 100-eTQFP, 100-HTQFP, 100-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935286777518

NXP Semiconductors
DAC1205D650
Product data sheet
Table 22.
Default settings are shown highlighted.
Table 23.
Table 24.
Table 25.
Default settings are shown highlighted.
Table 26.
Table 27.
Default settings are shown highlighted.
Bit
7
6
5 to 1 DAC_B_OFFSET[4:0]
Bit
7 to 6 DAC_B_GAIN_COARSE[1:0
5 to 0 DAC_B_GAIN_FINE[5:0]
Bit
7 to 6 DAC_B_GAIN_COARSE[3:2
5 to 0 DAC_B_OFFSET[10:5]
Bit
1
0
Bit
7 to 0
Bit
7
1 to 0
MINUS_3DB
NOISE_SHPER
Symbol
Symbol
DAC_B_PD
DAC_B_SLEEP
Symbol
]
Symbol
]
Symbol
AUX_A[9:2]
Symbol
AUX_A_PD
AUX_A[1:0]
DAC_B_Cfg_1 register (address 0Ch) bit description
DAC_B_Cfg_2 register (address 0Dh) bit description
DAC_B_Cfg_3 register (address 0Eh) bit description
DAC_Cfg register (address 0Fh) bit description
DAC_A_Aux_MSB register (address 1Ah) bit description
DAC_A_Aux_LSB register (address 1Bh) bit description
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 13 September 2010
Dual 12-bit DAC, up to 650 Msps; 2× 4× and 8× interpolating
Access Value
R/W
Access Value
R/W
R/W
Access Value
R/W
R/W
Access Value Description
R/W
R/W
R/W
Access Value Description
R/W
R/W
Access Value Description
R/W
R/W
-
0
1
0
1
0
1
0
1
0
1
-
-
-
-
Description
most significant 8 bits for the auxiliary DAC A
Description
NCO gain
noise shaper
auxiliary DAC A power
lower 2 bits for the auxiliary DAC A
Description
unity
−3 dB
disabled
enabled
DAC B power
DAC B Sleep mode
lower 5 bits for the DAC B offset
less significant 2 bits for the DAC B gain
setting for coarse adjustment
the 6 bits for the DAC B gain setting for
fine adjustment
most significant 2 bits for the DAC B gain
setting for coarse adjustment
most significant 6 bits for the DAC B
offset
on
off
on
off
disabled
enabled
DAC1205D650
© NXP B.V. 2010. All rights reserved.
20 of 43