CY7C4285V-10ASCT Cypress Semiconductor Corp, CY7C4285V-10ASCT Datasheet - Page 12

no-image

CY7C4285V-10ASCT

Manufacturer Part Number
CY7C4285V-10ASCT
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C4285V-10ASCT

Configuration
Dual
Density
1.125Mb
Access Time (max)
8ns
Word Size
18b
Organization
64Kx18
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
TQFP
Clock Freq (max)
100MHz
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Supply Current
30mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / Rohs Status
Not Compliant
Switching Characteristics
Over the Operating Range
Notes
Document Number: 38-06012 Rev. *D
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Parameter
14. Pulse widths less than minimum values are not allowed.
15. Values guaranteed by design, not currently tested.
16. t
S
A
CLK
CLKH
CLKL
DS
DH
ENS
ENH
RS
RSR
RSF
PRT
RTR
OLZ
OE
OHZ
WFF
REF
PAFasynch
PAFsynch
PAEasynch
PAEsynch
HF
XO
XI
XIS
SKEW1
SKEW2
SKEW3
PAFasynch
, t
PAEasynch
Clock Cycle Frequency
Data Access Time
Clock Cycle Time
Clock HIGH Time
Clock LOW Time
Data Setup Time
Data Hold Time
Enable Setup Time
Enable Hold Time
Reset Pulse Width
Reset Recovery Time
Reset to Flag and Output Time
Retransmit Pulse Width
Retransmit Recovery Time
Output Enable to Output in Low Z
Output Enable to Output Valid
Output Enable to Output in High Z
Write Clock to Full Flag
Read Clock to Empty Flag
Clock to Programmable Almost Full Flag
(Asynchronous mode, V
Clock to Programmable Almost Full Flag
(Synchronous mode, V
Clock to Programmable Almost Empty Flag
(Asynchronous mode, V
Clock to Programmable Almost Full Flag
(Synchronous mode, V
Clock to Half Full Flag
Clock to Expansion Out
Expansion in Pulse Width
Expansion in Setup Time
Skew Time between Read Clock and Write Clock for Full Flag
Skew Time between Read Clock and Write Clock for Empty Flag
Skew Time between Read Clock and Write Clock for Programmable
Almost Empty and Programmable Almost Full Flags
(Synchronous Mode only)
, after program register write are valid until 5 ns + t
[14]
CC
CC
CC
CC
/SMODE tied to V
/SMODE tied to V
Description
/SMODE tied to V
/SMODE tied to V
[15]
[15]
[16]
[16]
SS
SS
PAF(E)
CC
CC
)
)
)
)
.
7C4255/85V-10
Min
4.5
4.5
3.5
3.5
4.5
10
10
60
90
10
2
0
0
8
0
3
3
4
5
5
CY7C4255V, CY7C4265V
CY7C4275V, CY7C4285V
Max
100
10
15
15
12
8
7
7
8
8
8
8
6
7C4255/65/75/85V-15
Min
6.5
15
15
10
60
90
15
2
6
6
4
0
4
0
0
3
3
5
6
6
Max
66.7
10
15
10
10
10
16
10
16
10
16
10
Page 12 of 24
8
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback

Related parts for CY7C4285V-10ASCT