PNX1700EH NXP Semiconductors, PNX1700EH Datasheet - Page 714
PNX1700EH
Manufacturer Part Number
PNX1700EH
Description
Manufacturer
NXP Semiconductors
Datasheet
1.PNX1700EH.pdf
(832 pages)
Specifications of PNX1700EH
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / Rohs Status
Not Compliant
- Current page: 714 of 832
- Download datasheet (8Mb)
Philips Semiconductors
Volume 1 of 1
PNX17XX_SER_1
Preliminary data sheet
5.4.8 Transmit Triggers Interrupts
The transmission can generate several types of errors: LateCollision,
ExcessiveCollision, ExcessiveDefer, Underrun, and NoDescriptor. All have
corresponding bits in the transmission Status. On top of the separate bits in the
Status, bits for LateCollision, ExcessiveCollision, ExcessiveDefer are ORed together
into the Error bit of the Status. Errors are also propagated to the IntStatus register:
the Tx(Rt)Error bit in the IntStatus register is set in case of a LateCollision,
ExcessiveCollision, ExcessiveDefer, or NoDescriptor error, while underrun errors are
reported in the Tx(Rt)Underrun bit of the IntStatus register.
Underrun errors can have three causes:
•
•
•
The first and second situations are non fatal and the device driver has to resend the
frame or have upper SW layers resend the frame. In the third case the HW is in an
undefined state and needs to be soft reset by setting the Command.TxReset bit.
After reporting a LateCollision, ExcessiveCollision, ExcessiveDefer or Underrun error
the transmission of the erroneous frame will be aborted, remaining transmission data
and frame fragments will be dis-carded and transmission will continue with the next
frame in the descriptor array.
Device drivers should catch the transmission errors and take action.
The Transmit Datapath can generate four different interrupt types:
•
•
•
•
the next fragment in a multi fragment transmission is not available. This is a
non fatal error. A NoDescriptor status will be returned on the previous fragment
and the IntStatus.Tx(Rt)Error bit will be set.
the transmission fragment data is not available while the LAN100 has already
started sending the frame. This is a non fatal error. An Underrun status will be
returned on trans-fer and IntStatus.Tx(Rt)Error bit will be set.
the flow of transmission statuses stalls and a new status has to be written while
a previous status still waits to be transferred. This is a fatal error which can only
be resolved by soft resetting the HW.
If the Interrupt bit in the descriptor Control field is set, the Tx DMA will set the
Tx(Rt)DoneInt bit in the IntStatus register after sending the fragment and com-
mitting the associated transmission status to memory. Even if a descriptor
(fragment) is not the last in a multi-fragment packet, the Interrupt bit in the
descriptor can be used to generate an interrupt.
If the descriptor FIFO is empty while the Ethernet hardware is enabled, the
hardware will set the Tx(Rt)FinishedInt bit of the IntStatus register.
In case memory does not provide transmission data at a sufficiently high band-
width, the transmission may underrun, in which case the Tx(Rt)Underrun bit
will be set in the IntStatus register. Another cause for underrun is if the trans-
mission status interface stalls. This is a fatal error which requires a softreset of
the transmission queue.
In the event of a transmission error (such as LateCollision, ExcessiveCollision
or ExcessiveDefer) or if the device driver provided initial fragments but did not
provide the rest of the fragments (NoDescriptor) or in case of a non fatal over-
run the hardware will set the Tx(Rt)ErrorInt bit of the IntStatus register.
Rev. 1 — 17 March 2006
Chapter 23: LAN100 — Ethernet Media Access Controller
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
PNX17xx Series
23-41
Related parts for PNX1700EH
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: