XC3SD1800A-4CS484I Xilinx Inc, XC3SD1800A-4CS484I Datasheet - Page 39

no-image

XC3SD1800A-4CS484I

Manufacturer Part Number
XC3SD1800A-4CS484I
Description
FPGA Spartan®-3A Family 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 484-Pin LCSBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC3SD1800A-4CS484I

Package
484LCSBGA
Family Name
Spartan®-3A
Device Logic Units
37440
Device System Gates
1800000
Maximum Internal Frequency
667 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
309
Ram Bits
1548288

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3SD1800A-4CS484I
Manufacturer:
XILINX
Quantity:
885
Part Number:
XC3SD1800A-4CS484I
Manufacturer:
XILINX
0
Table 30: CLB Distributed RAM Switching Characteristics
Table 31: CLB Shift Register Switching Characteristics
DS610 (v3.0) October 4, 2010
Product Specification
Clock-to-Output Times
T
Setup Times
T
T
T
Hold Times
T
T
Clock Pulse Width
T
Clock-to-Output Times
T
Setup Times
T
Hold Times
T
Clock Pulse Width
T
AS
AH,
SHCKO
DS
WS
DH
WPH
REG
SRLDS
SRLDH
WPH
T
Symbol
Symbol
, T
, T
WH
WPL
WPL
Time from the active edge at the CLK input to data appearing on
the distributed RAM output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the distributed RAM
Setup time of the F/G address inputs before the active transition
at the CLK input of the distributed RAM
Setup time of the write enable input before the active transition at
the CLK input of the distributed RAM
Hold time of the BX and BY data inputs after the active transition
at the CLK input of the distributed RAM
Hold time of the F/G address inputs or the write enable input after
the active transition at the CLK input of the distributed RAM
Minimum High or Low pulse width at CLK input
Time from the active edge at the CLK input to data appearing on
the shift register output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the shift register
Hold time of the BX or BY data input after the active transition at
the CLK input of the shift register
Minimum High or Low pulse width at CLK input
Description
Description
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
www.xilinx.com
–0.07
0.18
0.30
0.13
0.01
0.88
0.13
0.16
0.90
Min
Min
-5
-5
Speed Grade
Speed Grade
Max
1.44
Max
4.11
–0.02
0.36
0.59
0.13
0.01
1.01
0.18
0.16
1.01
Min
Min
-4
-4
Max
Max
1.72
4.82
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
39

Related parts for XC3SD1800A-4CS484I