P80C552IBA NXP Semiconductors, P80C552IBA Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
P80C552IBA
Manufacturer Part Number
P80C552IBA
Description
MCU 8-Bit 80C 80C51 CISC ROMLess 5V 68-Pin PLCC Tube
Manufacturer
NXP Semiconductors
Datasheet
1.P80C552EBA08512.pdf
(23 pages)
Specifications of P80C552IBA
Package
68PLCC
Device Core
80C51
Family Name
80C
Maximum Speed
24 MHz
Ram Size
256 Byte
Operating Supply Voltage
5 V
Data Bus Width
8 Bit
Program Memory Type
ROMLess
Number Of Programmable I/os
40
Interface Type
I2C/UART
On-chip Adc
8-chx10-bit
Operating Temperature
0 to 70 °C
Number Of Timers
3
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P80C552IBA
Manufacturer:
NXP
Quantity:
1 872
Company:
Part Number:
P80C552IBA
Manufacturer:
PHILIPS
Quantity:
1 235
Part Number:
P80C552IBA
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
P80C552IBA/08,512
Manufacturer:
NXP
Quantity:
892
Company:
Part Number:
P80C552IBA/08,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P80C552IBA/08,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P80C552IBA/08Ј¬512
Manufacturer:
NXP
Quantity:
1 314
1. Parameters are valid over operating temperature range unless otherwise specified.
2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
3. t
4. These values are characterized but not 100% production tested.
Philips Semiconductors
AC ELECTRICAL CHARACTERISTICS
16 MHz version
NOTES:
2002 Sep 03
1/t
t
t
t
t
t
t
t
t
t
t
t
Data Memory
t
t
t
t
t
t
t
t
t
t
t
t
t
t
External Clock
t
t
t
t
Serial Timing – Shift Register Mode
t
t
t
t
t
SYMBOL
LHLL
AVLL
LLAX
LLIV
LLPL
PLPH
PLIV
PXIX
PXIZ
AVIV
PLAZ
RLRH
WLWH
RLDV
RHDX
RHDZ
LLDV
AVDV
LLWL
AVWL
QVWX
DW
WHQX
RLAZ
WHLH
CHCX
CLCX
CLCH
CHCL
XLXL
QVXH
XHQX
XHDX
XHDV
Single-chip 8-bit microcontroller with 10-bit A/D,
capture/compare timer, high-speed outputs, PWM
t
t
CLCL
CLCL
CLCL
CLCL
= 1/f
= 83.3ns at f
= 62.5ns at f
OSC
FIGURE
3, 4
3, 4
3, 4
2
2
2
2
2
2
2
2
2
2
2
2
3
4
3
3
3
3
3
4
4
4
3
5
5
5
5
6
6
6
6
6
= one oscillator clock period.
OSC
OSC
Oscillator frequency
ALE pulse width
Address valid to ALE low
Address hold after ALE low
ALE low to valid instruction in
ALE low to PSEN low
PSEN pulse width
PSEN low to valid instruction in
Input instruction hold after PSEN
Input instruction float after PSEN
Address to valid instruction in
PSEN low to address float
RD pulse width
WR pulse width
RD low to valid data in
Data hold after RD
Data float after RD
ALE low to valid data in
Address to valid data in
ALE low to RD or WR low
Address valid to WR low or RD low
Data valid to WR transition
Data before WR
Data hold after WR
RD low to address float
RD or WR high to ALE high
High time
Low time
Rise time
Fall time
Serial port clock cycle time
Output data setup to clock rising edge
Output data hold after clock rising edge
Input data hold after clock rising edge
Clock rising edge to input data valid
= 12 MHz.
= 16 MHz.
4
4
4
4
PARAMETER
4
(Test Conditions: T
1, 2
amb
= 0 C to +70 C; V
13
MIN
0.75
143
275
275
138
120
288
492
85
28
23
13
23
20
20
8
0
0
3
8
0
16 MHz CLOCK
SS
= 0 V; Load Capacitance = 80 pF)
MAX
150
208
148
350
398
238
103
492
83
38
10
55
20
20
0
10t
6t
6t
4t
7t
2t
2t
3t
3t
t
t
t
t
t
t
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
12t
CLCL
CLCL
CLCL
CLCL
CLCL
VARIABLE CLOCK
MIN
3.5
20
20
CLCL
0
0
0
80C552/83C552
–55
–35
–40
–100
–100
–130
–60
–150
–50
–40
–117
–40
–45
–50
–133
10t
4t
3t
5t
5t
8t
9t
2t
3t
t
t
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
MAX
16
10
20
20
0
–100
–105
–25
–105
–165
–150
–165
+40
–70
+50
–133
Product data
UNIT
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s