AD5382BST-3 Analog Devices Inc, AD5382BST-3 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD5382BST-3
Manufacturer Part Number
AD5382BST-3
Description
IC DAC 14BIT 32CH 3V 100-LQFP
Manufacturer
Analog Devices Inc
Datasheet
1.AD5382BSTZ-5.pdf
(40 pages)
Specifications of AD5382BST-3
Design Resources
32 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5382 (CN0011) AD5382 Channel Monitor Function (CN0012)
Settling Time
8µs
Number Of Bits
14
Data Interface
Serial, Parallel
Number Of Converters
32
Voltage Supply Source
Single Supply
Power Dissipation (max)
65mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
For Use With
EVAL-AD5382EB - BOARD EVAL FOR AD5382
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Parameter
LOGIC OUTPUTS (BUSY, SDO)
LOGIC OUTPUT (SDA)
POWER REQUIREMENTS
1
2
3
4
AC CHARACTERISTICS
AVDD= 4.5 V to 5.5 V or 2.7 V to 3.6 V; DVDD = 2.7 V to 5.5 V; AGND = DGND= 0 V.
Table 5.
Parameter
DYNAMIC PERFORMANCE
1
2
AD5382-3 is calibrated using an external 1.25 V reference. Temperature range is –40°C to +85°C.
Accuracy guaranteed from VOUT = 10 mV to AVDD – 50 mV.
Guaranteed by characterization, not production tested.
Default on the AD5382-5 is 2.5 V. Programmable to 1.25 V via CR12 in the AD5382 control register; operating the AD5382-5 with a 1.25 V reference leads to degraded
accuracy specifications.
Guaranteed by design and characterization, not production tested.
The slew rate can be programmed via the current boost control bit (CR11) in the AD5382 control register.
V
V
High Impedance Leakage Current
High Impedance Output Capacitance
V
Three-State Leakage Current
Three-State Output Capacitance
AVDD
DVDD
Power Supply Sensitivity
AI
DI
AI
DI
Power Dissipation
Output Voltage Settling Time
Slew Rate
Digital-to-Analog Glitch Energy
Glitch Impulse Peak Amplitude
DAC-to-DAC Crosstalk
Digital Crosstalk
Digital Feedthrough
Output Noise 0.1 Hz to 10 Hz
Output Noise Spectral Density
OL
OH
OL
DD
DD
DD
DD
∆Midscale/∆ΑV
at 1 kHz
at 10 kHz
, Output Low Voltage
, Output Low Voltage
, Output High Voltage
(Power-Down)
(Power-Down)
2
DD
3
3
1
3
2
All
8
10
2
3
12
15
1
0.8
0.1
15
40
150
100
AD5382-3
0.4
DVDD – 0.5
±1
5
0.4
0.6
±1
8
2.7/3.6
2.7/5.5
–85
0.375
0.475
1
2
20
39
Unit
μs typ
μs max
V/μs typ
V/μs typ
nV-s typ
mV typ
nV-s typ
nV-s typ
nV-s typ
μV p-p typ
μV p-p typ
nV/√Hz typ
nV/√Hz typ
1
Unit
V max
V min
μA max
pF typ
V max
V max
μA max
pF typ
V min/max
V min/max
dB typ
mA/channel max
mA/channel max
mA max
μA max
μA max
mW max
Rev. B | Page 7 of 40
Test Conditions/Comments
1/4 scale to 3/4 scale change settling to ±1 LSB
Boost mode off, CR11 = 0
Boost mode on, CR11 = 1
See Terminology section
Effect of input bus activity on DAC output under test
External reference, midscale loaded to DAC
Internal reference, midscale loaded to DAC
Test Conditions/Comments
Sinking 200 μA
Sourcing 200 μA
SDO only
SDO only
I
I
Outputs unloaded; boost off; 0.25 mA/channel typ
Outputs unloaded; boost on; 0.325 mA/channel typ
V
Outputs unloaded; boost off; AVDD = DVDD = 3 V
SINK
SINK
IH
= DVDD V
= 3 mA
= 6 mA
IL
= DGND
AD5382