EP3C120F780C8 Altera, EP3C120F780C8 Datasheet - Page 29

IC CYCLONE III FPGA 119K 780FBGA

EP3C120F780C8

Manufacturer Part Number
EP3C120F780C8
Description
IC CYCLONE III FPGA 119K 780FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C120F780C8

Number Of Logic Elements/cells
119088
Number Of Labs/clbs
7443
Total Ram Bits
3981312
Number Of I /o
531
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2589 - KIT DEV EMB CYCLONE III EDITION544-2566 - KIT DEV DSP CYCLONE III EDITION544-2444 - KIT DEV CYCLONE III EP3C120544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2391
544-2531
544-2531
EP3C120F780C8ES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C120F780C8
Manufacturer:
ALTERA
Quantity:
561
Part Number:
EP3C120F780C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C120F780C8
Manufacturer:
ALTERA
0
Part Number:
EP3C120F780C8
Manufacturer:
ALTERA
Quantity:
320
Part Number:
EP3C120F780C8AD
Manufacturer:
ALTERA
0
Part Number:
EP3C120F780C8N
Manufacturer:
ALTERA
Quantity:
642
Part Number:
EP3C120F780C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C120F780C8N
Manufacturer:
XILINX
0
Part Number:
EP3C120F780C8N
Manufacturer:
ALTERA
Quantity:
320
Part Number:
EP3C120F780C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 1: Cyclone III Device Data Sheet
Switching Characteristics
Table 1–26. Cyclone III Devices RSDS Transmitter Timing Specifications
Table 1–27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications
© January 2010 Altera Corporation
Device operation in
Mbps
t
TCCS
Output jitter
(peak to peak)
t
t
t
Notes to
(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.
(2) True RSDS transmitter is only supported at output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS transmitter is supported at the output
(3) t
f
clock
frequency)
Device
operation in
Mbps
t
TCCS
Output jitter
(peak to
peak)
DUTY
RISE
FALL
LOCK
HSC LK
DUTY
Symbol
(3)
pin of all I/O banks.
LOC K
(input
Symbol
Table
is the time required for the PLL to lock from the end of device configuration.
1–26:
Modes
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
20 – 80%, C
20 – 80%, C
Modes
×10
×8
×7
×4
×2
×1
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
LOA D
LOA D
= 5 pF
= 5 pF
Typ
C6
Min
100
80
70
40
20
10
45
Max
170
170
170
170
170
170
170
200
500
85
85
85
85
85
55
500
500
Typ
C6
Min
100
Max
360
360
360
360
360
360
200
500
10
10
10
10
10
10
80
70
40
20
10
45
55
1
C7, I7
Min
100
80
70
40
20
10
45
Typ
(Note
C7, I7
500
500
Typ
Max
170
170
170
170
170
170
170
200
500
85
85
85
85
85
55
1),
Max
(2)
311
311
311
311
311
311
200
500
55
1
(Note 1)
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
Cyclone III Device Handbook, Volume 2
(Part 2 of 2)
Min
100
80
70
40
20
10
45
C8, A7
Typ
(Part 1 of 2)
C8, A7
500
500
Typ
Max
170
170
170
170
170
170
170
200
550
85
85
85
85
85
55
Max
311
311
311
311
311
311
200
550
55
1
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
%
ps
ps
Unit
ms
%
ps
ps
ps
ps
1–19

Related parts for EP3C120F780C8