XC5VLX30T-1FFG665C Xilinx Inc, XC5VLX30T-1FFG665C Datasheet - Page 191

IC FPGA VIRTEX-5 30K 665FCBGA

XC5VLX30T-1FFG665C

Manufacturer Part Number
XC5VLX30T-1FFG665C
Description
IC FPGA VIRTEX-5 30K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX30T-1FFG665C

Total Ram Bits
1327104
Number Of Logic Elements/cells
30720
Number Of Labs/clbs
2400
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
No. Of Logic Blocks
4800
No. Of Gates
30000
No. Of Macrocells
4800
No. Of Speed Grades
1
No. Of I/o's
360
Clock Management
PLL
Dc
1045
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1560

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX30T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX30T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VLX30T-1FFG665C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX30T-1FFG665C
Quantity:
17
Part Number:
XC5VLX30T-1FFG665C
0
Part Number:
XC5VLX30T-1FFG665C4060
Manufacturer:
XILINX
0
Part Number:
XC5VLX30T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
or flip-flop is available to implement a synchronous read. In this case, the clock-to-out of
the flip-flop determines the overall delay and improves performance. However, one
additional cycle of clock latency is added. Any of the 32 bits can be read out
asynchronously (at the O6 LUT outputs) by varying the 5-bit address. This capability is
useful in creating smaller shift registers (less than 32 bits). For example, when building a
13-bit shift register, simply set the address to the 13
diagram of a 32-bit shift register.
X-Ref Target - Figure 5-15
Figure 5-16
generator.
X-Ref Target - Figure 5-16
SHIFTIN (D)
Address (A[4:0])
illustrates an example shift register configuration occupying one function
SHIFTIN (D)
SHIFTIN (MC31 of Previous LUT)
A[4:0]
CLK
CE
CLK
WE
Figure 5-15: 32-bit Shift Register Configuration
Figure 5-16: Representation of a Shift Register
(AX)
www.xilinx.com
5
(WE/CE)
(A[6:2])
(CLK)
5
32-bit Shift Register
DI1
A[6:2]
CLK
CE
SRLC32E
MUX
Q
SRL32
MC31
O6
th
bit.
Figure 5-15
SHIFTOUT (Q31)
D Q
SHIFTOUT(Q31)
(AQ)
UG190_5_16_050506
(Optional)
is a logic block
ug190_5_15_050506
Output (Q)
Registered
Output
CLB Overview
191

Related parts for XC5VLX30T-1FFG665C