XC5VLX30T-1FFG665C Xilinx Inc, XC5VLX30T-1FFG665C Datasheet - Page 34

• Manufacturer Part Number: XC5VLX30T-1FFG665C
• Description: IC FPGA VIRTEX-5 30K 665FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX30T-1FFG665C

• Total Ram Bits: 1327104
• Number Of Logic Elements/cells: 30720
• Number Of Labs/clbs: 2400
• Number Of I /o: 360
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 665-BBGA, FCBGA
• No. Of Logic Blocks: 4800
• No. Of Gates: 30000
• No. Of Macrocells: 4800
• No. Of Speed Grades: 1
• No. Of I/o's: 360
• Clock Management: PLL
• Dc: 1045
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1560

Chapter 1: Clock Resources
34
X-Ref Target - Figure 1-9
In
•
•
•
•
•
•
BUFGMUX_1 is rising edge sensitive and held at High prior to input switch.
illustrates the timing diagram for BUFGMUX_1. A LOC constraint is available for
BUFGMUX and BUFGMUX_1.
X-Ref Target - Figure 1-10
In
•
•
•
•
•
•
Figure
Figure
The current clock is I0.
S is activated High.
If I0 is currently High, the multiplexer waits for I0 to deassert Low.
Once I0 is Low, the multiplexer output stays Low until I1 transitions High to Low.
When I1 transitions from High to Low, the output switches to I1.
If Setup/Hold are met, no glitches or short pulses can appear on the output.
The current clock is I0.
S is activated High.
If I0 is currently Low, the multiplexer waits for I0 to be asserted High.
Once I0 is High, the multiplexer output stays High until I1 transitions Low to High.
When I1 transitions from Low to High, the output switches to I1.
If Setup/Hold are met, no glitches or short pulses can appear on the output.
I 0
I1
O
S
1-9:
1-10:
Figure 1-10: BUFGMUX_1 Timing Diagram
I0
Figure 1-9: BUFGMUX Timing Diagram
I1
S
O
T
www.xilinx.com
BCCKO_O
switching using I1
T
BCCKO_O
begin
T
BCCCK_CE
T
BCCCK_CE
T
BCCKO_O
ug190_1_10_032306
ug190_1_09_032306
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Figure 1-10