EPF8452ALC84-4 Altera, EPF8452ALC84-4 Datasheet - Page 10
![IC FLEX 8000A FPGA 4K 84-PLCC](/photos/6/70/67059/544-84-plcc_sml.jpg)
EPF8452ALC84-4
Manufacturer Part Number
EPF8452ALC84-4
Description
IC FLEX 8000A FPGA 4K 84-PLCC
Manufacturer
Altera
Series
FLEX 8000r
Datasheet
1.EPF8282ATC100-3.pdf
(62 pages)
Specifications of EPF8452ALC84-4
Number Of Logic Elements/cells
336
Number Of Labs/clbs
42
Number Of I /o
68
Number Of Gates
4000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
84-PLCC
Family Name
FLEX 8000
Number Of Usable Gates
4000
Number Of Logic Blocks/elements
336
# Registers
452
# I/os (max)
68
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
5V
Logic Cells
336
Ram Bits
8
Device System Gates
4000
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
84
Package Type
PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Total Ram Bits
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2257-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF8452ALC84-4
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EPF8452ALC84-4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPF8452ALC84-4N
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
EPF8452ALC84-4N
Manufacturer:
LATERA
Quantity:
20 000
FLEX 8000 Programmable Logic Device Family Data Sheet
Figure 5. FLEX 8000 Cascade Chain Operation
10
d[(4 n- 1)..4( n- 1)]
AND Cascade Chain
d[3..0]
d[7..4]
LUT
LUT
LUT
The MAX+PLUS II Compiler can create cascade chains automatically
during design processing; designers can also insert cascade chain logic
manually during design entry. Cascade chains longer than eight LEs are
automatically implemented by linking LABs together. The last LE of an
LAB cascades to the first LE of the next LAB.
Figure 5
form functions with a wide fan-in. These examples show functions of 4n
variables implemented with n LEs. For a device with an A-2 speed grade,
the LE delay is 2.4 ns; the cascade chain delay is 0.6 ns. With the cascade
chain, 4.2 ns is needed to decode a 16-bit address.
LE Operating Modes
The FLEX 8000 LE can operate in one of four modes, each of which uses
LE resources differently. See Figure 6. In each mode, seven of the ten
available inputs to the LE—the four data inputs from the LAB local
interconnect, the feedback from the programmable register, and the
carry-in and cascade-in from the previous LE—are directed to different
destinations to implement the desired logic function. The three remaining
inputs to the LE provide clock, clear, and preset control for the register.
The MAX+PLUS II software automatically chooses the appropriate mode
for each application. Design performance can also be enhanced by
designing for the operating mode that supports the desired application.
shows how the cascade function can connect adjacent LEs to
LE1
LE2
LE n
OR Cascade Chain
d[(4 n- 1)..4( n- 1)]
d[3..0]
d[7..4]
LUT
LUT
LUT
Altera Corporation
LE1
LE2
LE n