EP1S40F1020C6 Altera, EP1S40F1020C6 Datasheet - Page 246

no-image

EP1S40F1020C6

Manufacturer Part Number
EP1S40F1020C6
Description
IC STRATIX FPGA 40K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S40F1020C6

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
41250
# I/os (max)
773
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
41250
Ram Bits
3423744
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1425
EP1S40SF1020C6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40F1020C6
Manufacturer:
ALTERA
Quantity:
784
Part Number:
EP1S40F1020C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F1020C6
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1020C6
Manufacturer:
ALTERA
Quantity:
180
Part Number:
EP1S40F1020C6ES
Manufacturer:
ALTERA
0
Company:
Part Number:
EP1S40F1020C6ES
Quantity:
6
Part Number:
EP1S40F1020C6L
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1020C6N
Manufacturer:
Altera
Quantity:
10 000
Timing Model
4–76
Stratix Device Handbook, Volume 1
Maximum Input & Output Clock Rates
Tables 4–114
column and row pins in Stratix devices.
LVTTL
2.5 V
1.8 V
1.5 V
LVCMOS
GTL
GTL+
SSTL-3 Class I
SSTL-3 Class II
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
1.5-V HSTL Class I
1.5-V HSTL Class II
1.8-V HSTL Class I
1.8-V HSTL Class II
3.3-V PCI
3.3-V PCI-X 1.0
Compact PCI
AGP 1×
AGP 2×
CTT
Differential 1.5-V HSTL
C1
LVPECL
PCML
Table 4–114. Stratix Maximum Input Clock Rate for CLK[7..4] & CLK[15..12]
Pins in Flip-Chip Packages (Part 1 of 2)
I/O Standard
(1)
(1)
through
4–119
-5 Speed
Grade
422
422
422
422
422
300
300
400
400
400
400
400
400
400
400
400
400
422
422
422
422
422
300
400
645
300
show the maximum input clock rate for
-6 Speed
Grade
422
422
422
422
422
250
250
350
350
350
350
350
350
350
350
350
350
422
422
422
422
422
250
350
645
275
-7 Speed
Grade
390
390
390
390
390
200
200
300
300
300
300
300
300
300
300
300
300
390
390
390
390
200
300
622
275
390
Altera Corporation
-8 Speed
Grade
390
390
390
390
390
200
200
300
300
300
300
300
300
300
300
300
300
390
390
390
390
390
200
300
622
275
January 2006
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit

Related parts for EP1S40F1020C6