EP4SE530H35C3 Altera, EP4SE530H35C3 Datasheet - Page 850
EP4SE530H35C3
Manufacturer Part Number
EP4SE530H35C3
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H35C3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H35C3ES
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP4SE530H35C3N
Manufacturer:
ALTERA
Quantity:
586
Company:
Part Number:
EP4SE530H35C3NES
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP4SE530H35C3NES
Manufacturer:
ALTERA
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 850 of 1154
- Download datasheet (32Mb)
5–4
Quartus II MegaWizard Plug-In Manager Interfaces to Support Dynamic
Reconfiguration
Stratix IV Device Handbook Volume 2: Transceivers
ALTGX MegaWizard Plug-In Manager
f
1
Stratix IV GX devices provide two MegaWizard Plug-In Manager interfaces to
support dynamic reconfiguration—ALTGX and ALTGX_RECONFIG.
Use the ALTGX MegaWizard Plug-In manager to enable the dynamic reconfiguration
settings for the transceiver instances.
For more information, refer to the “Reconfiguration Settings” section of the
Transceiver Setup Guide for Stratix IV Devices
The reconfig_clk Clock Requirements for the ALTGX Instance
You must connect the reconfig_clk port to the ALTGX instance in all the
configurations using the dynamic reconfiguration feature.
Table 5–2
instance, based on its configuration.
Table 5–2. Source Clock for the Offset Cancellation Circuit in the ALTGX Instance
Select the reconfig_clk frequency based on the ALTGX configuration shown in
Table
not use dedicated transceiver REFCLK pins or any clocks generated by transceivers.
Altera recommends driving the reconfig_clk signal on a global clock resource. This
clock must be a free-running clock sourced from an I/O clock pin. Do not use
dedicated transceiver refclk pins or any clocks generated by transceivers.
Table 5–3. reconfig_clk Settings for the ALTGX Instance
Note to
(1) The clock source used for offset cancellation must be a free running clock that is not derived from the PLL as this
Note to
(1) The source clock for the offset cancellation circuit in the ALTGX instance must be faster than 37.5 MHz. Offset
Source Clock for the Offset Cancellation Circuit
clock is required for offset cancellation at power up.
cancellation is not required for transmitters and is accomplished using a fixed clock in PCIe mode.
5–3. This clock must be a free-running clock sourced from an I/O clock pin. Do
Figure
Figure
lists the source clock for the offset cancellation circuit in the ALTGX
ALTGX Instance Configuration
5–2:
5–3:
Transmitter only and PCIe
Receiver and Transmitter
reconfig_clk
reconfig_clk
Receiver only
fixedclk
Quartus II MegaWizard Plug-In Manager Interfaces to Support Dynamic Reconfiguration
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
chapter.
(1)
reconfig_clk Frequency Range (MHz)
Receiver only and Transmitter only
Receiver and Transmitter
ALTGX Configurations
PCI Express
February 2011 Altera Corporation
2.5
37.5 to 50
37.5 to 50
(1)
to 50
®
(PCIe)
ALTGX
Related parts for EP4SE530H35C3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: