AT94K05AL-25AQU Atmel, AT94K05AL-25AQU Datasheet - Page 68
AT94K05AL-25AQU
Manufacturer Part Number
AT94K05AL-25AQU
Description
IC FPSLIC 5K GATE 25MHZ 100-TQFP
Manufacturer
Atmel
Series
FPSLIC®r
Datasheet
1.AT94K05AL-25AJI.pdf
(204 pages)
Specifications of AT94K05AL-25AQU
Core Type
8-bit AVR
Speed
25MHz
Interface
I²C, UART
Program Sram Bytes
4K-16K
Fpga Sram
2kb
Data Sram Bytes
4K ~ 16K
Fpga Core Cells
256
Fpga Gates
5K
Fpga Registers
436
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
For Use With
ATSTK594 - BOARD FPSLIC DAUGHTER FOR STK500
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 68 of 204
- Download datasheet (4Mb)
• Bit 6 - OCF1A: Output Compare Flag 1A
The OCF1A bit is set (one) when compare match occurs between the Timer/Counter1 and the
data in OCR1A – Output Compare Register 1A. OCF1A is cleared by the hardware when exe-
cuting the corresponding interrupt handling vector. Alternatively, OCF1A is cleared by writing a
logic 1 to the flag. When the I-bit in SREG, and OCIE1A (Timer/Counter1 Compare Interrupt
Enable), and the OCF1A are set (one), the Timer/Counter1 Compare A match Interrupt is
executed.
• Bit 5 - OCF1B: Output Compare Flag 1B
The OCF1B bit is set (one) when compare match occurs between the Timer/Counter1 and the
data in OCR1B – Output Compare Register 1B. OCF1B is cleared by the hardware when exe-
cuting the corresponding interrupt handling vector. Alternatively, OCF1B is cleared by writing a
logic 1 to the flag. When the I-bit in SREG, and OCIE1B (Timer/Counter1 Compare match Inter-
rupt Enable), and the OCF1B are set (one), the Timer/Counter1 Compare B match Interrupt is
executed.
• Bit 4 - TOV2: Timer/Counter2 Overflow Flag
The TOV2 bit is set (one) when an overflow occurs in Timer/Counter2. TOV2 is cleared by the
hardware when executing the corresponding interrupt handling vector. Alternatively, TOV2 is
cleared by writing a logic 1 to the flag. When the I-bit in SREG, and TOIE2 (Timer/Counter1
Overflow Interrupt Enable), and TOV2 are set (one), the Timer/Counter2 Overflow Interrupt is
executed. In PWM mode, this bit is set when Timer/Counter2 advances from $00.
• Bit 3 - ICF1: Input Capture Flag 1
The ICF1 bit is set (one) to flag an input capture event, indicating that the Timer/Counter1 value
has been transferred to the input capture register – ICR1. ICF1 is cleared by the hardware when
executing the corresponding interrupt handling vector. Alternatively, ICF1 is cleared by writing a
logic 1 to the flag. When the SREG I-bit, and TICIE1 (Timer/Counter1 Input Capture Interrupt
Enable), and ICF1 are set (one), the Timer/Counter1 Capture Interrupt is executed.
• Bit 2 - OCF2: Output Compare Flag 2
The OCF2 bit is set (one) when compare match occurs between Timer/Counter2 and the data in
OCR2 – Output Compare Register 2. OCF2 is cleared by the hardware when executing the cor-
responding interrupt handling vector. Alternatively, OCF2 is cleared by writing a logic 1 to the
flag. When the I-bit in SREG, and OCIE2 (Timer/Counter2 Compare Interrupt Enable), and the
OCF2 are set (one), the Timer/Counter2 Output Compare Interrupt is executed.
• Bit 1 - TOV0: Timer/Counter0 Overflow Flag
The TOV0 bit is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared by the
hardware when executing the corresponding interrupt handling vector. Alternatively, TOV0 is
cleared by writing a logic 1 to the flag. When the SREG I-bit, and TOIE0 (Timer/Counter0 Over-
flow Interrupt Enable), and TOV0 are set (one), the Timer/Counter0 Overflow interrupt is
executed. In PWM mode, this bit is set when Timer/Counter0 advances from $00.
• Bit 0 - OCF0: Output Compare Flag 0
The OCF0 bit is set (one) when compare match occurs between Timer/Counter0 and the data in
OCR0 – Output Compare Register 0. OCF0 is cleared by the hardware when executing the cor-
responding interrupt handling vector. Alternatively, OCF0 is cleared by writing a logic 1 to the
flag. When the I-bit in SREG, and OCIE0 (Timer/Counter2 Compare Interrupt Enable), and the
OCF0 are set (one), the Timer/Counter0 Output Compare Interrupt is executed.
AT94KAL Series FPSLIC
68
1138I–FPSLI–1/08
Related parts for AT94K05AL-25AQU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPSLIC 5K GATE 25MHZ 84PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Fpslic Devices Combine 5K Gates of Atmel's Patented AT40K Fpga Architecture, a 20 Mips Avr 8-bit Risc Microprocessor Core, Numerous Fixed Microcontroller Peripheries And up to 36K Bytes of Program And Data SRAM.
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
IC FPSLIC 5K GATE 25MHZ 84PLCC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 5K GATE 25MHZ 208PQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 5K GATE 25MHZ 144LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 5K GATE 25MHZ 208PQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 5K GATE 25MHZ 144LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC FPSLIC 5K GATE 25MHZ 144-LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
5k - 40k Gates Of At40k Fpga With 8-bit Microcontroller, Up To 36k Bytes Of Sram And On-chip Jtag Ice
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
At94k05al 5k - 40k Gates Of At40k Fpga With 8-bit Microcontroller, Up To 36k Bytes Of Sram And On-chip Jtag Ice
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet: