ADE7166ASTZF8 Analog Devices Inc, ADE7166ASTZF8 Datasheet - Page 17

• Manufacturer Part Number: ADE7166ASTZF8
• Description: IC ENERGY METER 1PHASE 64LQFP
• Manufacturer: Analog Devices Inc

Specifications of ADE7166ASTZF8

• Applications: Energy Measurement
• Core Processor: 8052
• Program Memory Type: FLASH (8 kB)
• Controller Series: ADE71xx
• Ram Size: 512 x 8
• Interface: I²C, SPI, UART
• Number Of I /o: 20
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Ic Function: Single Phase Energy Measurement IC
• Supply Voltage Range: 3.13V To 3.46V, 2.4V To 3.7V
• Operating Temperature Range: -40°C To +85°C
• Digital Ic Case Style: LQFP
• No. Of Pins: 64
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Pin No.
18
19
20 to 35
36
37
38
39
40
41
42
43
44
45
46
47
48
49, 50
51
52, 53
54
55
56
57
58
59
Mnemonic
LCDVA
LCDVP1
FP15 to FP0
P1.1/TxD
P1.0/RxD
P0.7/SS/T1
P0.6/SCLK/T0
P0.5/MISO
P0.4/MOSI/SDATA
P0.3/CF2
P0.2/CF1/RTCCAL
SDEN/P2.3
BCTRL/INT1/P0.0
XTAL2
XTAL1
INT0
V
EA
I
AGND
FP26
RESET
REF
V
V
P
P
, I
BAT
INTA
, V
N
IN/OUT
N
General-Purpose Digital I/O Port 1.1/Transmitter Data Output (Asynchronous).
General-Purpose Digital I/O Port 1.0/Receiver Data Input (Asynchronous).
General-Purpose Digital I/O Port 0.6/Clock Output for I
General-Purpose Digital I/O Port 0.5/Data Input for SPI Port.
General-Purpose Digital I/O Port 0.4/Data Output for SPI Port/I
Serial Download Mode Enable/General-Purpose Digital I/O Port 2.3. This pin is used to enable serial
Description
This pin can be either an analog input when the LCD resistor driver is enabled or an analog output when the
LCD charge pump is enabled. When this pin is an analog output, it should be decoupled with a 470 nF
capacitor. When this pin is an analog input, a resistor should be connected between this pin and LCDVP1
connected between this pin and LCDVB to generate another intermediate voltage. In 1/2 bias LCD mode,
LCDVA and LCDVB are internally connected (see the LCD Driver section).
This pin can be either an analog input when the LCD resistor driver is enabled or an analog output when the
LCD charge pump is enabled. When this pin is an analog output, a 100 nF capacitor should be connected
between this pin and LCDVP2. When this pin is an analog input, a resistor should be connected between this
pin and LCDVA to generate an intermediate voltage for the LCD driver. Another resistor must be connected
between LCDVP1 and DGND to generate another intermediate voltage (see the LCD Driver section).
LCD Segment Output 15 to LCD Segment Output 0.
General-Purpose Digital I/O Port 0.7/Slave Select When SPI Is in Slave Mode/Timer 1 Input.
General-Purpose Digital I/O Port 0.3/Calibration Frequency Logic Output 2. The CF2 logic output gives
instantaneous active, reactive, I
General-Purpose Digital I/O Port 0.2/Calibration Frequency Logic Output 1/RTC Calibration Frequency Logic
Output. The CF1 logic output gives instantaneous active, reactive, I
logic output gives access to the calibrated RTC output.
download mode through a resistor when pulled low on power-up or reset. On reset, this pin momentarily
becomes an input, and the status of the pin is sampled. If there is no pull-down resistor in place, the pin
momentarily goes high and then user code is executed. If the pin is pulled down on reset, the embedded
serial download/debug kernel executes, and this pin remains low during the internal program execution.
After reset, this pin can be used as a digital output port pin (P2.3).
Digital Input for Battery Control/External Interrupt Input 1/General-Purpose Digital I/O Port 0.0. This logic
input connects V
open, the connection between V
A crystal can be connected across this pin and XTAL1 to provide a clock source for the ADE7566/ADE7569.
The XTAL2 pin can drive one CMOS load when an external clock is supplied at XTAL1 or by the gate oscillator
circuit. An internal 6 pF capacitor is connected to this pin.
An external clock can be provided at this logic input. Alternatively, a tuning fork crystal can be connected
across XTAL1 and XTAL2 to provide a clock source for the ADE7566/ADE7569. The clock frequency for
specified operation is 32.768 kHz. An internal 6 pF capacitor is connected to this pin.
External Interrupt Input 0.
Analog Inputs for Voltage Channel. These inputs are fully differential voltage inputs with a maximum
differential level of ±400 mV for specified operation. This channel also has an internal PGA.
This pin is used as an input for emulation. When held high, this input enables the device to fetch code from
internal program memory locations. The ADE7566/ADE7569 do not support external code memory. This pin
should not be left floating.
Analog Inputs for Current Channel. These inputs are fully differential voltage inputs with a maximum
differential level of ±400 mV for specified operation. This channel also has an internal PGA.
This pin provides the ground reference for the analog circuitry.
LCD Segment Output 26.
Reset Input, Active Low.
This pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of
1.2 V ± 0.1% and a maximum temperature coefficient of 50 ppm/°C. This pin should be decoupled with a 1
μF capacitor in parallel with a ceramic 100 nF capacitor.
Power Supply Input from the Battery with a 2.4 V to 3.7 V Range. This pin is connected internally to V
the battery is selected as the power supply for the ADE7566/ADE7569.
This pin provides access to the on-chip 2.5 V analog LDO. No external active circuitry should be connected to
this pin. This pin should be decoupled with a 10 μF capacitor in parallel with a ceramic 100 nF capacitor.
to generate an intermediate voltage for the LCD driver. In 1/3 bias LCD mode, another resistor must be
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
DD
or V
BAT
to V
SWOUT
Rev. B | Page 17 of 152
rms
DD
, or apparent power information.
internally when set to logic high or logic low, respectively. When left
or V
BAT
and V
SWOUT
is selected internally.
2
C or SPI Port/Timer 0 Input.
2
C-Compatible Data Line.
rms
, or apparent information. The RTCCAL
DD
when