MPC8360VVAGDGA Freescale Semiconductor, MPC8360VVAGDGA Datasheet - Page 65
![IC MPU POWERQUICC II PRO 740TBGA](/photos/6/76/67696/mfg_mpc8360_series_sml.jpg)
MPC8360VVAGDGA
Manufacturer Part Number
MPC8360VVAGDGA
Description
IC MPU POWERQUICC II PRO 740TBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8360CZUAJDG.pdf
(108 pages)
Specifications of MPC8360VVAGDGA
Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1.2V
Mounting Type
Surface Mount
Package / Case
740-TBGA
Processor Series
MPC8xxx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
MPC8360E-RDK
Maximum Clock Frequency
400 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
I/o Voltage
1.8 V, 2.5 V, 3.3 V
Minimum Operating Temperature
0 C
For Use With
MPC8360EA-MDS-PB - KIT APPLICATION DEV 8360 SYSTEMMPC8360E-RDK - BOARD REFERENCE DESIGN FOR MPC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8360VVAGDGA
Manufacturer:
AVX
Quantity:
3 000
Company:
Part Number:
MPC8360VVAGDGA
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MPC8360VVAGDGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
19.2
Table 62
transparent, and synchronous UART protocols.
Freescale Semiconductor
Outputs—Internal clock delay
Outputs—External clock delay
Outputs—Internal clock high impedance
Outputs—External clock high impedance
Inputs—Internal clock input setup time
Inputs—External clock input setup time
Inputs—Internal clock input hold time
Inputs—External clock input hold time
Notes:
1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings
2. The symbols used for timing specifications follow the pattern of t
Outputs—Internal clock delay
Outputs—External clock delay
Outputs—Internal clock high impedance
Outputs—External clock high impedance
Inputs—Internal clock input setup time
Inputs—External clock input setup time
Inputs—Internal clock input hold time
Inputs—External clock input hold time
Notes:
1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings
2. The symbols used for timing specifications follow the pattern of t
are measured at the pin.
inputs and t
internal timing (HI) for the time t
are measured at the pin.
inputs and t
internal timing (HI) for the time t
MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 4
and
HDLC, BISYNC, Transparent, and Synchronous UART AC Timing
Specifications
(first two letters of functional block)(reference)(state)(signal)(state)
(first two letters of functional block)(reference)(state)(signal)(state)
Table 63
Table 62. HDLC, BISYNC, and Transparent AC Timing Specifications
provide the input and output AC timing specifications for HDLC, BISYNC,
Characteristic
Characteristic
Table 63. Synchronous UART AC Timing Specifications
serial
serial
memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
(first two letters of functional block)(signal)(state)(reference)(state)
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. For example, t
for outputs. For example, t
Symbol
Symbol
t
t
t
t
t
t
t
t
UAEKHOV
UAEKHOX
t
t
t
t
t
t
UAIKHOV
UAIKHOX
UAEIVKH
UAEIXKH
HEKHOV
HEKHOX
HDLC, BISYNC, Transparent, and Synchronous UART
t
t
UAIIVKH
UAIIXKH
HIKHOV
HIKHOX
HEIVKH
HEIXKH
HIIVKH
HIIXKH
2
2
Min
-0.5
Min
8.5
1.4
0
1
1
4
1
0
1
0
1
6
8
1
1
HIKHOX
HIKHOX
1
symbolizes the outputs
symbolizes the outputs
1
Max
11.2
10.8
Max
11.3
5.5
14
11
14
—
—
—
—
—
—
—
—
8
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
for
for
65