Z8038018FSG Zilog, Z8038018FSG Datasheet - Page 96

IC 16 BIT Z80 MPU 100-QFP

Z8038018FSG

Manufacturer Part Number
Z8038018FSG
Description
IC 16 BIT Z80 MPU 100-QFP
Manufacturer
Zilog
Datasheets

Specifications of Z8038018FSG

Processor Type
Z380
Features
16-Bit, High-Performance Enhanced Z80 CPU
Speed
18MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
100-QFP
Processor Series
Z80380x
Core
Z380
Program Memory Size
64 KB
Maximum Clock Frequency
18 MHz
Operating Supply Voltage
0 V to 5 V
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8038018FSG
Manufacturer:
Zilog
Quantity:
10 000
I/O Bus Control Register 1
When this phantom register IOCR1 with address
00000012H is accessed with one of the on-chip I/O write
instructions, a heartbeat transaction that emulates a Z80
CPU instruction fetch is performed on the I/O bus. This
transaction provides a /M1 pulse which is necessary as
part of an interrupt enable sequence for a Z80 PIO product.
In the on-chip I/O write instruction, the data being "written"
can be of any value. In case of an on-chip I/O read with the
IOCR1 address, the data returned is unpredictable.
I/O Waits Register
OW2-IOW0 (I/O Waits). This binary field defines up to
seven wait states to be inserted in external I/O read and
write transactions, and at the latter portions of interrupt
transactions to capture interrupt vectors. The defined wait
7
IOWR: 0000000EH
R/W
IOW2
1
IOW1 IOW0 RTW1 RTW0 DCW2 DCW1 DCW0
1
1
Figure 29. I/O Waits Register
1
1
1
states are also inserted in each of the opcode fetch
transactions of the Return from Interrupt (RETI) instruction
reproduced on the I/O bus. When programmed with 0s, the
I/O waits are disabled.
RTW1-RTW0 (RETI Waits). This binary field defines up to
three wait states to be inserted between opcode fetch
transactions of the Return from Interrupt instruction repro-
duced on the I/O bus.
DCW2-DCW0 (Interrupt Daisy Chain Waits). This binary
field defines up to seven wait states to be inserted at the
early portions of interrupt acknowledge transactions, for
the interrupt daisy chain through the external I/O devices
to settle.
1
1
0
<- Reset Value
Interrupt Daisy
Chain Waits
RET I Waits
I/O Waits
Page 96 of 125

Related parts for Z8038018FSG