MC68EC000EI20 Freescale Semiconductor, MC68EC000EI20 Datasheet - Page 492

no-image

MC68EC000EI20

Manufacturer Part Number
MC68EC000EI20
Description
IC MPU 32BIT 20MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68EC000EI20

Processor Type
M680x0 32-Bit
Speed
20MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000EI20
Manufacturer:
FREESCALE
Quantity:
772
Part Number:
MC68EC000EI20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000EI20R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Supervisor (Privileged) Instructions
PFLUSH
PFLUSHA
PFLUSHS
Operation:
Assembler
Syntax:
Attributes:
Description: PFLUSHA invalidates all entries in the address translation cache.
6-38
PFLUSH invalidates a set of address translation cache entries whose function code
bits satisfy the relation: (address translation cache function code bits and mask) = (FC
and MASK) for all entries whose task alias matches the task alias currently active when
the instruction is executed. With an additional effective address argument, PFLUSH
invalidates a set of address translation cache entries whose function code satisfies the
relation above and whose effective address field matches the corresponding bits of the
evaluated effective address argument. In both of these cases, address translation
cache entries whose SG bit is set will not be invalidated unless the PFLUSHS is spec-
ified.
The function code for this operation may be specified as follows:
1. Immediate—The function code is four bits in the command word.
2. Data Register—The function code is in the lower four bits of the MC68020 data
3. Source Function Code (SFC) Register—The function code is in the CPU SFC
4. Destination Function Code (DFC) Register—The function code is in the CPU
register specified in the instruction.
register. Since the SFC of the MC68020 has only three implemented bits, only
function codes $0D$7 can be specified in this manner.
DFC register. Since the DFC of the MC68020 has only three implemented bits,
only function codes $0D$7 can be specified in this manner.
M68000 FAMILY PROGRAMMER’S REFERENCE MANUAL
If Supervisor State
Else TRAP
PFLUSHA
PFLUSH FC,MASK
PFLUSHS FC,MASK
PFLUSH FC,MASK, < ea >
PFLUSHS FC,MASK, < ea >
Unsigned
Then Address Translation Cache Entries For Destination Address
Are Invalidated
Invalidate Entries in the ATC
(MC68851)
PFLUSHA
PFLUSHS
PFLUSH
MOTOROLA

Related parts for MC68EC000EI20