MC68020CRC16E Freescale Semiconductor, MC68020CRC16E Datasheet - Page 205

• Manufacturer Part Number: MC68020CRC16E
• Description: IC MICROPROCESSOR 32BIT 114-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68020CRC16E

• Processor Type: M680x0 32-Bit
• Speed: 166MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 114-PGA
• Family Name: M68000
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 16.67MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 114
• Package Type: PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant

Freescale Semiconductor, Inc.
7.5.1.2 COPROCESSOR-DETECTED ILLEGAL COMMAND OR CONDITION WORDS.
Illegal coprocessor command or condition words are values written to the command CIR
or condition CIR that the coprocessor does not recognize. If a value written to either of
these registers is not valid, the coprocessor should return the take preinstruction
exception primitive in the response CIR. When it receives this primitive, the main
processor takes a preinstruction exception as described in 7.4.18 Take Preinstruction
Exception Primitive. If the exception handler does not modify the main processor stack
frame, an RTE instruction causes the MC68020/EC020 to reinitiate the instruction that
took the exception. The coprocessor designer should ensure that the state of the
coprocessor is not irrecoverably altered by an illegal command or condition exception if
the system supports emulation of the unrecognized command or condition word.
All M68000 coprocessors signal illegal command and condition words by returning the
take preinstruction exception primitive with the F-line emulator exception vector number
11.
7.5.1.3 COPROCESSOR DATA-PROCESSING-RELATED EXCEPTIONS. Exceptions
related to the internal operation of a coprocessor are classified as data-processing-related
exceptions. These exceptions are analogous to the divide-by-zero exception defined by
M68000 microprocessors and should be signaled to the main processor using one of the
three take exception primitives containing an appropriate exception vector number. Which
of these three primitives is used to signal the exception is usually determined by the point
in the instruction operation where the main processor should continue the program flow
after exception processing. Refer to 7.4.18 Take Preinstruction Exception Primitives,
7.4.19 Take Midinstruction Exception Primitive, and 7.4.20 Take Postinstruction
Exception Primitive.
7.5.1.4 COPROCESSOR SYSTEM-RELATED EXCEPTIONS. System-related exceptions
detected by a DMA coprocessor include those associated with bus activity and any other
exceptions (interrupts, for example) occurring external to the coprocessor. The actions
taken by the coprocessor and the main processor depend on the type of exception that
occurs.
When an address or bus error is detected by a DMA coprocessor, the coprocessor should
store any information necessary for the main processor exception handling routines in
system-accessible registers. The coprocessor should place one of the three take
exception primitives encoded with an appropriate exception vector number in the
response CIR. Which of the three primitives is used depends upon the point in the
coprocessor instruction at which the exception was detected and the point in the
instruction execution at which the main processor should continue after exception
processing. Refer to 7.4.18 Take Preinstruction Exception Primitives, 7.4.19 Take
Midinstruction Exception Primitive, and 7.4.20 Take Postinstruction Exception
Primitive.
7-52
M68020 USER’S MANUAL
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com