MC68EC020FG25 Freescale Semiconductor, MC68EC020FG25 Datasheet - Page 123

IC MPU 32 BIT 25MHZ 100-QFP

MC68EC020FG25

Manufacturer Part Number
MC68EC020FG25
Description
IC MPU 32 BIT 25MHZ 100-QFP
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68EC020FG25

Processor Type
M680x0 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC020FG25
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
MC68EC020FG25
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC020FG25
Manufacturer:
MOT
Quantity:
11
Part Number:
MC68EC020FG25
Manufacturer:
MOTOROL
Quantity:
20 000
An example of MC68EC020 bus arbitration to a DMA device that supports three-wire bus
arbitration is described in Appendix A Interfacing an MC68EC020 to a DMA Device
That Supports a Three-Wire Bus Arbitration Protocol.
5.8 RESET OPERATION
RESET is a bidirectional signal with which an external device resets the system or the
processor resets external devices. When power is applied to the system, external circuitry
should assert RESET for a minimum of 520 clocks after V
stabilized and are within specification limits. Figure 5-51 is a timing diagram of the power-
up reset operation, showing the relationships between RESET, V
clock signal is required to be stable by the time V
specification. During the reset period, the entire bus three-states (except for non-three-
statable signals, which are driven to their inactive state). Once RESET negates, all control
signals are negated, the data bus is in read mode, and the address bus is driven. After
this, the first bus cycle for reset exception processing begins.
The external RESET signal resets the processor and the entire system. Except for the
initial reset, RESET should be asserted for at least 520 clock periods to ensure that the
processor resets. Asserting RESET for 10 clock periods is sufficient for resetting the
processor logic; the additional clock periods prevent a RESET instruction from overlapping
the external RESET signal.
5-76
Figure 5-50. Interface for Three-Wire to Two-Wire Bus Arbitration
BUS MASTER
ALTERNATE
BGACK
M68020 USER’S MANUAL
AS
BG
BR
CC
AS
BG
BR
MC68EC020
reaches the minimum operating
CC
CC
and clock timing have
, and bus signals. The
MOTOROLA

Related parts for MC68EC020FG25