CS4299-JQZ Cirrus Logic Inc, CS4299-JQZ Datasheet - Page 18

IC CODEC AC 97 W/SRC 48LQFP

CS4299-JQZ

Manufacturer Part Number
CS4299-JQZ
Description
IC CODEC AC 97 W/SRC 48LQFP
Manufacturer
Cirrus Logic Inc
Series
SoundFusion™r
Type
Audio Codec '97r
Datasheet

Specifications of CS4299-JQZ

Package / Case
48-LQFP
Data Interface
Serial
Resolution (bits)
18 b, 20 b
Number Of Adcs / Dacs
1 / 1
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
85 / 87
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.3 V ~ 5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Number Of Adc Inputs
8
Number Of Dac Outputs
3
Conversion Rate
48 KSPS
Interface Type
AC97
Resolution
18 bit, 20 bit
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Number Of Channels
1 ADC/1 DAC
Supply Current
10 mA
Thd Plus Noise
- 74 dB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
598-1044

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS4299-JQZ
Manufacturer:
CIRRUS
Quantity:
5 008
Part Number:
CS4299-JQZ
Manufacturer:
CIRRUSLOG
Quantity:
2 297
Part Number:
CS4299-JQZ
Manufacturer:
CRYSTAL
Quantity:
455
Part Number:
CS4299-JQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS4299-JQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS4299-JQZ
Quantity:
1 350
Part Number:
CS4299-JQZR
Manufacturer:
ON
Quantity:
2 245
Part Number:
CS4299-JQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
3.3
The CS4299 is designed to handle SYNC protocol
violations. The following are situations where the
SYNC protocol has been violated:
18
18
The SYNC signal is not sampled high for exact-
ly 16 BIT_CLK clock cycles at the start of an
audio frame.
The SYNC signal is not sampled high on the
256th BIT_CLK clock period after the previous
SYNC assertion.
The SYNC signal goes active high before the
256th BIT_CLK clock period after the previous
AC-Link Protocol Violation - Loss of
SYNC
Upon loss of synchronization with the controller,
the CS4299 will ‘clear’ the Codec Ready bit in the
serial data input frame until two valid frames are
detected. During this detection period, the CS4299
will ignore all register reads and writes and will
discontinue the transmission of PCM capture data.
In addition, if the LOSM bit in the Misc. Crystal
Control Register (Index 60h) is ‘set’ (default), the
CS4299 will mute all analog outputs. If the LOSM
bit is ‘clear’, the analog outputs will not be muted.
SYNC assertion.
CS4299
CS4299
DS319PP6

Related parts for CS4299-JQZ