ADV611JST Analog Devices Inc, ADV611JST Datasheet - Page 41
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADV611JST
Manufacturer Part Number
ADV611JST
Description
IC CODEC DIGITAL CCTV 120LQFP
Manufacturer
Analog Devices Inc
Type
Video Codecr
Datasheet
1.ADV611JSTZ.pdf
(46 pages)
Specifications of ADV611JST
Rohs Status
RoHS non-compliant
Data Interface
Serial
Resolution (bits)
8 b
Sigma Delta
No
Voltage - Supply, Digital
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-LQFP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADV611JST
Manufacturer:
ad
Quantity:
1 831
Company:
Part Number:
ADV611JST
Manufacturer:
ADI
Quantity:
996
Company:
Part Number:
ADV611JSTZ
Manufacturer:
ADI
Quantity:
526
Company:
Part Number:
ADV611JSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV611JSTZ
Manufacturer:
ADI
Quantity:
20 000
Parameter
t
t
t
t
t
t
t
t
t
t
NOTES
1
2
3
4
REV. 0
WR input must be asserted (low) until ACK is asserted (low).
Minimum t
Maximum t
During STATS_R deasserted (low) conditions, t
WR_D_WRC
WR_D_PWA
WR_D_PWD
ADR_D_WRS
ADR_D_WRH
DATA_D_WRS
DATA_D_WRH
WR_D_RDT
ACK_D_WRD
ACK_D_WROH
Figure 33. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Write Transfer Timing
WR_D_RDT
WR_D_WRD
Table XXVII. Host (Indirect Address, Indirect Data and Interrupt Mask/Status) Write Timing Parameters
(I) ADR, BE, CS
varies with VCLK according to the formula: t
(I) DATA
varies with VCLK according to the formula: t
(O) ACK
Description
WR Signal, Direct Register, Write Cycle Time (at 27 MHz VCLK)
WR Signal, Direct Register, Pulsewidth Asserted (at 27 MHz VCLK)
WR Signal, Direct Register, Pulsewidth Deasserted (at 27 MHz VCLK)
ADR Bus, Direct Register, Write Setup
ADR Bus, Direct Register, Write Hold
DATA Bus, Direct Register, Write Setup
DATA Bus, Direct Register, Write Hold
WR Signal, Direct Register, Read Turnaround (After a Write) (at 27 MHz VCLK)
ACK Signal, Direct Register, Write Delay (at 27 MHz VCLK)
ACK Signal, Direct Register, Write Output Hold
(I) WR
(I) RD
ACK_D_WRD
t
t
t
ADR D WRS
DATA D WRS
VALID
ACK D WRD
t
WR D PWA
may be as long as 52 VCLK periods.
WR_D_RDT (MIN)
ACK_D_WRD (MAX)
t
ACK D WROH
VALID
t
t
WR D WRC
t
DATA D WRH
ADR D WRH
–41–
= 0.8 (VCLK Period) +7.4.
= 4.3 (VCLK Period) +14.8.
t
WR D PWD
VALID
VALID
8.6
Min
N/A
N/A
5
2
2
–10
0
35.6
11
ADV611/ADV612
t
WR D RDT
1
1
2
Max
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
182.1
N/A
3, 4
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns