LAN9210-ABZJ SMSC, LAN9210-ABZJ Datasheet - Page 97

• Manufacturer Part Number: LAN9210-ABZJ
• Description: IC ETHERNET CTLR SGL CHIP 56-QFN
• Manufacturer: SMSC

Specifications of LAN9210-ABZJ

• Controller Type: Ethernet Controller
• Interface: Serial EEPROM
• Voltage - Supply: 3.3V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 56-QFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Other names: 638-1048-6

Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support
Datasheet
SMSC LAN9210
5.3.18
5.3.19
BITS
BITS
31:0
31-0
Free Running SCLK Counter (FR_CNT):
Note:
Note:
RX Dropped Frame Counter (RX_DFC). This counter is incremented every
time a receive frame is dropped. RX_DFC is cleared on any read of this
register.
An interrupt can be issued when this counter passes through its halfway
point (7FFFFFFFh to 80000000h).
FREE_RUN—Free-Run 25MHz Counter
This register reflects the value of the free-running 25MHz counter.
RX_DROP– Receiver Dropped Frames Counter
This register indicates the number of receive frames that have been dropped.
Offset:
Offset:
This field reflects the value of a free-running 32-bit counter. At reset
the counter starts at zero and is incremented for every 25MHz
cycle. When the maximum count has been reached the counter will
rollover. Since the bus interface is 16-bits wide, and this is a 32-bit
counter, the count value is latched on the first read. The
FREE_RUN counter can take up to 160nS to clear after a reset
event.
This counter will run regardless of the power management states
D0, D1 or D2.
DESCRIPTION
DESCRIPTION
9Ch
A0h
DATASHEET
97
Size:
Size:
32 bits
32 bits
TYPE
TYPE
RO
RC
Revision 2.7 (03-15-10)
00000000h
DEFAULT
DEFAULT
-