LAN9118-MT SMSC, LAN9118-MT Datasheet - Page 121

IC ETHERNET CTRLR 10/100 100TQFP

LAN9118-MT

Manufacturer Part Number
LAN9118-MT
Description
IC ETHERNET CTRLR 10/100 100TQFP
Manufacturer
SMSC
Type
Single Chip MAC and PHYr
Datasheet

Specifications of LAN9118-MT

Controller Type
Ethernet Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
IEEE 802.3 or IEEE 802.3u
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
100BASE-TX or 10BASE-T
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1013

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
6
Part Number:
LAN9118-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9118-MT
Quantity:
106
Part Number:
LAN9118-MT-E2
Manufacturer:
INTEL
Quantity:
18
Part Number:
LAN9118-MT-E2
Manufacturer:
SMSC
Quantity:
20 000
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9118
6.6
SYMBOL
t
cycle
t
t
t
t
t
t
asu
dsu
csh
csl
ah
dh
nCS, nWR
Data Bus
A[7:1]
PIO writes are used for all LAN9118 write cycles. PIO writes can be performed using Chip Select (nCS)
or Write Enable (nWR). Either or both of these control signals must go high between cycles for the
period specified.
PIO Writes are valid for 16- and 32-bit access. Timing for 16-bit and 32-bit PIO write cycles are
identical with the exception that D[31:16] are ignored during a 16-bit write.
Note: The “Data Bus” width is 32 bits with optional support for 16-bit bus widths
Note: A PIO Write cycle begins when both nCS and nWR are asserted. The cycle ends when either
PIO Writes
DESCRIPTION
Write Cycle Time
nCS, nWR Assertion Time
nCS, nWR Deassertion Time
Address Setup to nCS, nWR Assertion
Address Hold Time
Data Setup to nCS, nWR Deassertion
Data Hold Time
or both nCS and nWR are deasserted. They may be asserted and deasserted in any order.
Figure 6.5 PIO Write Cycle Timing
Table 6.7 PIO Write Cycle Timing
DATASHEET
121
MIN
45
32
13
0
0
7
0
TYP
Revision 1.5 (07-11-08)
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns

Related parts for LAN9118-MT