LAN9118-MT SMSC, LAN9118-MT Datasheet - Page 17

IC ETHERNET CTRLR 10/100 100TQFP

LAN9118-MT

Manufacturer Part Number
LAN9118-MT
Description
IC ETHERNET CTRLR 10/100 100TQFP
Manufacturer
SMSC
Type
Single Chip MAC and PHYr
Datasheet

Specifications of LAN9118-MT

Controller Type
Ethernet Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
IEEE 802.3 or IEEE 802.3u
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
100BASE-TX or 10BASE-T
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1013

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
6
Part Number:
LAN9118-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9118-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9118-MT
Quantity:
106
Part Number:
LAN9118-MT-E2
Manufacturer:
INTEL
Quantity:
18
Part Number:
LAN9118-MT-E2
Manufacturer:
SMSC
Quantity:
20 000
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9118
PIN
NO.
NO.
PIN
95
69
6
5
NAME
EEPROM Clock,
GPO4 RX_DV,
Crystal 1
Crystal 2
RX_CLK
NAME
Reset
Table 2.4 Serial EEPROM Interface Signals (continued)
SYMBOL
RX_DV/RX_CLK
EECLK/GPO4/
nRESET
SYMBOL
Table 2.5 System and Power Signals
XTAL1
XTAL2
DATASHEET
BUFFER
TYPE
BUFFER
(PU)
TYPE
Oclk
lclk
17
IS
O8
NUM
PINS
NUM
PINS
1
1
1
1
DESCRIPTION
External 25MHz Crystal Input.
Can also be connected to single-
ended TTL oscillator. If this method is
implemented, XTAL2 should be left
unconnected.
External 25MHz Crystal output.
Active-low reset input. Resets all logic
and registers within the LAN9118
This signal is pulled high with a weak
internal pull-up resistor. If nRESET is
left unconnected, the LAN9118 will
rely on its internal power-on reset
circuitry
Note:
EEPROM Clock: Serial EEPROM
Clock pin.
General Purpose Output 4: This
pin can also function as a general-
purpose output, or it can be
configured to monitor the RX_DV or
RX_CLK signals on the internal MII
port. When configured as a GPO
signal, or as an RX_DV/RX_CLK
monitor, the EECS pin is deasserted
so as to never unintentionally access
the serial EEPROM. This signal
cannot function as a general-
purpose input.
Note:
The LAN9118 must always
be read at least once after
power-up, reset, or upon
return from a power-saving
state or write operations will
not function. See
3.11, "Detailed Reset
Description," on page 41
additional information
When the EEPROM
interface is not used, the
EECLK pin must be left
unconnected.
DESCRIPTION
Revision 1.5 (07-11-08)
Section
for

Related parts for LAN9118-MT