ISP1181BDGG ST-Ericsson Inc, ISP1181BDGG Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1181BDGG
Manufacturer Part Number
ISP1181BDGG
Description
IC USB CNTRLR FULL-SPD 48-TSSOP
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1181BBSUM.pdf
(71 pages)
Specifications of ISP1181BDGG
Controller Type
USB Peripheral Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
26mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1002-5
ISP1181BDGG,112
ISP1181BDGG,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1181BDGG
Manufacturer:
NXP
Quantity:
1 200
Company:
Part Number:
ISP1181BDGG
Manufacturer:
NXPLIPS
Quantity:
5 510
Part Number:
ISP1181BDGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Table 13:
9397 750 13958
Product data
Name
Read Control IN Configuration
Read Endpoint n Configuration
(n = 1 to 14)
Write/Read Device Address
Write/Read Mode Register
Write/Read Hardware Configuration Hardware Configuration Register
Write/Read Interrupt Enable
Register
Write/Read DMA Configuration
Write/Read DMA Counter
Reset Device
Data flow commands
Write Control OUT Buffer
Write Control IN Buffer
Write Endpoint n Buffer
(n = 1 to 14)
Read Control OUT Buffer
Read Control IN Buffer
Read Endpoint n Buffer
(n = 1 to 14)
Stall Control OUT Endpoint
Stall Control IN Endpoint
Stall Endpoint n
(n = 1 to 14)
Read Control OUT Status
Read Control IN Status
Read Endpoint n Status
(n = 1 to 14)
Validate Control OUT Buffer
Validate Control IN Buffer
Validate Endpoint n Buffer
(n = 1 to 14)
Clear Control OUT Buffer
Clear Control IN Buffer
Clear Endpoint n Buffer
(n = 1 to 14)
Unstall Control OUT Endpoint
Unstall Control IN Endpoint
Command and register summary
Destination
Endpoint Configuration Register
endpoint 0 IN
Endpoint Configuration Register
endpoint 1 to 14
Address Register
Mode Register
Interrupt Enable Register
DMA Configuration Register
DMA Counter Register
resets all registers
illegal: endpoint is read-only
FIFO endpoint 0 IN
FIFO endpoint 1 to 14 (IN endpoints
only)
FIFO endpoint 0 OUT
illegal: endpoint is write-only
FIFO endpoint 1 to 14
(OUT endpoints only)
Endpoint 0 OUT
Endpoint 0 IN
Endpoint 1 to 14
Endpoint Status Register
endpoint 0 OUT
Endpoint Status Register
endpoint 0 IN
Endpoint Status Register n
endpoint 1 to 14
illegal: IN endpoints only
FIFO endpoint 0 IN
FIFO endpoint 1 to 14 (IN endpoints
only)
FIFO endpoint 0 OUT
illegal
FIFO endpoint 1 to 14
(OUT endpoints only)
Endpoint 0 OUT
Endpoint 0 IN
[5]
[6]
…continued
Rev. 02 — 07 December 2004
[5]
[6]
[5]
Code (Hex)
31
32 to 3F
B6/B7
B8/B9
BA/BB
C2/C3
F0/F1
F2/F3
F6
(00)
01
02 to 0F
10
(11)
12 to 1F
40
41
42 to 4F
50
51
52 to 5F
(60)
61
62 to 6F
70
(71)
72 to 7F
80
81
Full-speed USB peripheral controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Transaction
read 1 byte
read 1 byte
write/read 1 byte
write/read 1 byte
write/read 2 bytes
write/read 4 bytes
write/read 2 bytes
write/read 2 bytes
-
-
N
isochronous: N
interrupt/bulk: N
N
-
isochronous:
N
interrupt/bulk: N
-
-
-
read 1 byte
read 1 byte
read 1 byte
-
-
-
-
-
[3]
-
-
[3]
[3]
[3]
1023 bytes
64 bytes
64 bytes
ISP1181B
[2]
[2]
[2]
[2]
[2]
[1]
[4]
[2]
[2]
1023 bytes
64 bytes
64 bytes
24 of 70