ISP1161A1BD ST-Ericsson Inc, ISP1161A1BD Datasheet - Page 38

no-image

ISP1161A1BD

Manufacturer Part Number
ISP1161A1BD
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161A1BD

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1162
ISP1161A1BD,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161A1BD
Manufacturer:
PHILIPS
Quantity:
319
Part Number:
ISP1161A1BD
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161A1BD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1161A1BD
Quantity:
6 000
Company:
Part Number:
ISP1161A1BD+118
Quantity:
5
Part Number:
ISP1161A1BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161A1BDFA
Manufacturer:
ST
0
Part Number:
ISP1161A1BDTM
Manufacturer:
LATTICE
Quantity:
201
Part Number:
ISP1161A1BDTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161A1BDTM
Manufacturer:
ST
0
Philips Semiconductors
9397 750 13961
Product data
Fig 30. HC time domain behavior: example 1.
Fig 31. HC time domain behavior: example 2.
SOF
interrupt
ISO
(frame N)
9.5.1 Time domain behavior
(frame N)
read ISO_A(N 1) write ISO_A(N 1)
In example 1
download a scenario before the next interrupt. Note that on the ISO interrupt of
frame N:
In example 2
when the ISO interrupt of the next frame (N + 1) is raised. As a result, there will be no
AT traffic in frame N + 1. The HC does not raise an AT interrupt in frame N + 1. The
AT part is simply postponed until frame N + 2. On the AT N + 2 interrupt, the transfer
mechanism is back to the normal operation. This simple mechanism ensures, among
other things, that Control transfers are not dropped systematically from the USB in
case of an overloaded microprocessor.
In example 3
(SOF) of the next frame has occurred. This will result in undefined behavior for the
ISO data on the USB bus in frame N + 1 (depending on whether the exact timing data
is corrupted or not). The HC should not raise an AT interrupt in frame N + 1.
on USB
The ISO packet for frame N + 1 will be written
The AT packet for frame N + 1 will be written.
traffic
(frame N 1)
(Figure
interrupt
(Figure
(Figure
AT
(frame N 1)
Rev. 03 — 23 December 2004
30), the microprocessor is fast enough to read back and
31), the microprocessor is still busy transferring the AT data
32), the ISO part is still being written while the Start of Frame
read AT(N)
(frame N 2)
(frame N 2)
USB single-chip host and device controller
write AT(N 1)
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
(frame N 3)
(frame N 3)
ISP1161A1
MGT955
MGT954
37 of 136

Related parts for ISP1161A1BD