ISP1161A1BD ST-Ericsson Inc, ISP1161A1BD Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1161A1BD
Manufacturer Part Number
ISP1161A1BD
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1161A1BMGA.pdf
(137 pages)
Specifications of ISP1161A1BD
Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1162
ISP1161A1BD,157
ISP1161A1BD,157
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1161A1BD
Manufacturer:
PHILIPS
Quantity:
319
Part Number:
ISP1161A1BD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1161A1BDFA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Company:
Part Number:
ISP1161A1BDTM
Manufacturer:
LATTICE
Quantity:
201
Company:
Part Number:
ISP1161A1BDTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
2. Features
9397 750 13961
Product data
Complies with Universal Serial Bus Specification Rev. 2.0
The Host Controller portion of the ISP1161A1 supports data transfer at full-speed
(12 Mbit/s) and low-speed (1.5 Mbit/s)
The Device Controller portion of the ISP1161A1 supports data transfer at
full-speed (12 Mbit/s)
Combines the HC and the DC in a single chip
On-chip DC complies with most USB device class specifications
Both the HC and the DC can be accessed by an external microprocessor via
separate I/O port addresses
Selectable one or two downstream ports for the HC and one upstream port for
the DC
High-speed parallel interface to most of the generic microprocessors and
Reduced Instruction Set Computer (RISC) processors such as:
Maximum 15 Mbyte/s data transfer rate between the microprocessor and the HC,
11.1 Mbyte/s data transfer rate between the microprocessor and the DC
Supports single-cycle and burst mode DMA operations
Up to 14 programmable USB endpoints with 2 fixed control IN/OUT endpoints for
the DC
Built-in separate FIFO buffer RAM for the HC (4 kbytes) and DC (2462 bytes)
Endpoints with double buffering to increase throughput and ease real-time data
transfer for both DC transfers and HC isochronous (ISO) transactions
6 MHz crystal oscillator with integrated PLL for low EMI
Controllable LazyClock (100 kHz
Clock output with programmable frequency (3 MHz to 48 MHz)
Software controlled connection to USB bus (SoftConnect) on upstream port for
the DC
Good USB connection indicator that blinks with traffic (GoodLink) for the DC
Software selectable internal 15 k pull-down resistors for HC downstream ports
Dedicated pins for suspend sensing output and wake-up control input for flexible
applications
Global hardware reset input pin and separate internal software reset circuits
for HC and DC
Operation from a 5 V or a 3.3 V power supply
Operating temperature range 40 C to 85 C
Available in two LQFP64 packages (SOT314-2 and SOT414-1).
Hitachi
MIPS-based™ RISC
ARM7™, ARM9™, StrongARM
®
SuperH™ SH-3 and SH-4
Rev. 03 — 23 December 2004
®
50 %) output during ‘suspend’
USB single-chip host and device controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
ISP1161A1
3 of 136