LAN8187I-JT SMSC, LAN8187I-JT Datasheet - Page 8

no-image

LAN8187I-JT

Manufacturer Part Number
LAN8187I-JT
Description
TXRX ETHERNET 10/100 ESD PROT
Manufacturer
SMSC
Type
Transceiverr
Datasheets

Specifications of LAN8187I-JT

Protocol
Ethernet
Voltage - Supply
1.6 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Other names
Q4223799

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8187I-JT
Manufacturer:
EUPEC
Quantity:
92
Part Number:
LAN8187I-JT
Manufacturer:
Standard
Quantity:
285
Chapter 1 General Description
Revision 0.6 (02-24-06)
1.1
Controller
Access
or SOC
The SMSC LAN8187/LAN8187I is a low-power, industrial temperature (LAN8187I), variable I/O
voltage, analog interface IC with HP Auto-MDIX for high-performance embedded Ethernet applications.
The LAN8187/LAN8187I can be configured to operate on a single 3.3V supply utilizing an integrated
3.3V to 1.8V linear regulator. An option is available to disable the linear regulator to optimize system
designs that have a 1.8V power plane available.
The LAN8187/LAN8187I consists of an encoder/decoder, scrambler/descrambler, wave-shaping
transmitter, output driver, twisted-pair receiver with adaptive equalizer and baseline wander (BLW)
correction, and clock and data recovery functions. The LAN8187/LAN8187I can be configured to
support either the Media Independent Interface (MII) or the Reduced Media Independent Interface
(RMII).
The LAN8187/LAN8187I is compliant with IEEE 802.3-2005 standards (MII Pins tolerant to 3.6V) and
supports both IEEE 802.3-2005 -compliant and vendor-specific register functions. It contains a full-
duplex 10-BASE-T/100BASE-TX transceiver and supports 10-Mbps (10BASE-T) operation on
Category 3 and Category 5 unshielded twisted-pair cable, and 100-Mbps (100BASE-TX) operation on
Category 5 unshielded twisted-pair cable.
Hubs and switches with multiple integrated MACs and external PHYs can have a large pin count due
to the high number of pins needed for each MII interface. An increasing pin count causes increasing
cost.
The RMII interface is intended for use on Switch based ASICs or other embedded solutions requiring
minimal pincount for ethernet connectivity. RMII requires only 6 pins for each MAC to PHY interface
plus one common reference clock. The MII requires 16 pins for each MAC to PHY interface.
The SMSC LAN8187/LAN8187I is capable of running in RMII mode. Please refer to the RMII
consortium for more information on the RMII standard http://www.rmii-consort.com.
The LAN8187/LAN8187I referenced throughout this document applies to both the commercial
temperature and industrial temperature components. The LAN8187I refers to only the industrial
temperature component.
Architectural Overview
10/100
(MAC)
Media
Figure 1.1 LAN8187/LAN8187I System Block Diagram
MII /RMII
System Bus
25 MHz (MII) or 50MHz (RMIII)
Crystal or External Clock
DATASHEET
High-Performance MII and RMII 10/100 Ethernet PHY with HP Auto-MDIX
LAN8187/
LAN8187I
SMSC
8
Magnetics
LEDS/GPIO
SMSC LAN8187/LAN8187I
Ethernet
Datasheet

Related parts for LAN8187I-JT