LH7A400N0G000B5 NXP Semiconductors, LH7A400N0G000B5 Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LH7A400N0G000B5
Manufacturer Part Number
LH7A400N0G000B5
Description
Microcontrollers (MCU) LCD USB FS/HOST MMU ADC BGA256
Manufacturer
NXP Semiconductors
Datasheet
1.LH7A400N0G000B5.pdf
(65 pages)
Specifications of LH7A400N0G000B5
Data Bus Width
32 bit
Program Memory Type
ROMLess
Data Ram Size
80 KB
Interface Type
IrDA, SCI, SPI, SSP, UART, USB
Maximum Clock Frequency
200 MHz
Number Of Programmable I/os
60
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
BGA-256
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
Details
Other names
LH7A400N0G000B5;55
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LH7A400N0G000B5
Manufacturer:
BROADCOM
Quantity:
500
Company:
Part Number:
LH7A400N0G000B5
Manufacturer:
Sharp Microelectronics
Quantity:
10 000
Company:
Part Number:
LH7A400N0G000B5,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
LH7A400
40
NOTES:
1. SDRAMcmd is the combination of nRAS, nCAS, nSWE, and nSCSx.
2. tOVXXX represents tOVRA, tOVCA, tOVSVW, or tOVSC.
3. tOHXXX represents tOHRA, tOHCA, tOHSVW, or tOHSC.
4. DQM[3:0] is static LOW.
5. SCKE is static HIGH.
SDRAMcmd
NOTES:
1. SDRAMcmd is the combination of nRAS, nCAS, nSWE, and nSCSx.
2. tOVXXX represents tOVRA, tOVCA, tOVSVW, or tOVSC. Refer to the AC timing table.
3. tOHXXX represents tOHRA, tOHCA, tOHSVW, or tOHSC.
SA[13:0],
SDRAMcmd
SB[1:0]
D[31:0]
nDQM
SCLK
SA[13:0],
SB[1:0]
D[31:0]
SCKE
SCLK
t SCLK
Figure 15. Synchronous Bank Activate and Write
t OVXXX
tOVA, tOVB
Figure 14. Synchronous Burst Read
t OHA, tOHB
READ
t OHXXX
tOVC
COLUMN
Rev. 01 — 16 July 2007
BANK,
NXP Semiconductors
tOVA
tOVXXX
ACTIVE
tISD tIHD
BANK,
tOHXXX
tOHA
ROW
DATA n
DATA n + 1
DATA n + 2
DATA n + 3
tOVD
WRITE
32-Bit System-on-Chip
Preliminary data sheet
COLUMN
DATA
BANK,
tOHD
LH7A400-23
LH7A400-24