LH7A400N0G000B5 NXP Semiconductors, LH7A400N0G000B5 Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
LH7A400N0G000B5
Manufacturer Part Number
LH7A400N0G000B5
Description
Microcontrollers (MCU) LCD USB FS/HOST MMU ADC BGA256
Manufacturer
NXP Semiconductors
Datasheet
1.LH7A400N0G000B5.pdf
(65 pages)
Specifications of LH7A400N0G000B5
Data Bus Width
32 bit
Program Memory Type
ROMLess
Data Ram Size
80 KB
Interface Type
IrDA, SCI, SPI, SSP, UART, USB
Maximum Clock Frequency
200 MHz
Number Of Programmable I/os
60
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
BGA-256
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
Details
Other names
LH7A400N0G000B5;55
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LH7A400N0G000B5
Manufacturer:
BROADCOM
Quantity:
500
Company:
Part Number:
LH7A400N0G000B5
Manufacturer:
Sharp Microelectronics
Quantity:
10 000
Company:
Part Number:
LH7A400N0G000B5,55
Manufacturer:
NXP Semiconductors
Quantity:
10 000
LH7A400
Audio Codec Interface Waveforms
Transmit data is clocked on the rising edge of ACBIT-
CLK (whether transmitted by the LH7A400 ACI or by the
external codec chip); receive data is clocked on the fall-
ing edge. This allows full-speed, full duplex operation.
48
Figure 33 and Figure 34 show the timing for the ACI.
ACIN/ACOUT
ACBITCLK
ACSYNC
BIT
ACSYNC/ACOUT
(SoC Output)
ACBITCLK
LCDDCLK
LCDVD
Figure 35. CLCDC Valid Output Data Time
ACIN
7
ACIN/ACOUT
SAMPLED ON
FALLING EDGE
Figure 33. ACI Signal Timing
Figure 34. ACI Data stream
6
Rev. 01 — 16 July 2007
tOV
NXP Semiconductors
5
DATA VALID
4
tOS
Color LCD Controller Waveforms
LCD data. Timing diagrams for each CLCDC mode
appear in Figure 36 through Figure 41.
Figure 35 shows the Valid Output Setup Time for
3
2
tIS tIH
tOH
1
0
7
32-Bit System-on-Chip
Preliminary data sheet
6
LH7A400-169
LH7A400-181
LH7A400-211