ADV7184BSTZ Analog Devices Inc, ADV7184BSTZ Datasheet - Page 26

• Manufacturer Part Number: ADV7184BSTZ
• Description: IC DECODER VID SDTV MULTI 80LQFP
• Manufacturer: Analog Devices Inc
• Type: Video Decoderr

Specifications of ADV7184BSTZ

• Applications: Projectors, Recorders, Security
• Voltage - Supply, Analog: 3.15 V ~ 3.45 V
• Voltage - Supply, Digital: 1.65 V ~ 2 V
• Mounting Type: Surface Mount
• Package / Case: 80-LQFP
• Resolution (bits): 10bit
• Adc Sample Rate: 54MSPS
• Power Dissipation Pd: 550mW
• No. Of Input Channels: 12
• Supply Voltage Range: 1.65V To 2V, 3V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Tv /: RoHS Compliant
• Input Format: Analogue
• Output Format: Digital
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADV7184
AD_SEC525_EN, SECAM 525 Autodetect Enable,
Address 0x07 [7]
0 (default)—Disables the autodetection of a 525-line system
with a SECAM style, FM-modulated color component.
1—Enables autodetection.
AD_SECAM_EN, SECAM Autodetect Enable,
Address 0x07 [6]
0—Disables the autodetection of SECAM.
1 (default)—Enables autodetection.
AD_N443_EN, NTSC 443 Autodetect Enable,
Address 0x07 [5]
0—Disables the autodetection of NTSC style systems with a
4.43 MHz color subcarrier.
1 (default)—Enables autodetection.
AD_P60_EN, PAL 60 Autodetect Enable,
Address 0x07 [4]
0—Disables the autodetection of PAL systems with a 60 Hz
field rate.
1 (default)—Enables autodetection.
AD_PALN_EN, PAL N Autodetect Enable,
Address 0x07 [3]
0—Disables the autodetection of the PAL N standard.
1 (default)—Enables autodetection.
AD_PALM_EN, PAL M Autodetect Enable,
Address 0x07 [2]
0—Disables the autodetection of PAL M.
1 (default)—Enables autodetection.
Rev. A | Page 26 of 112
AD_NTSC_EN, NTSC Autodetect Enable,
Address 0x07 [1]
0—Disables the autodetection of standard NTSC.
1 (default)—Enables autodetection.
AD_PAL_EN, PAL (B/G/I/H) Autodetect Enable,
Address 0x07 [0]
0—Disables the autodetection of standard PAL.
1 (default)—Enables autodetection.
Subcarrier Frequency Lock Inversion
The SFL_INV bit of Register 0x41 controls the behavior of the
PAL switch bit in the SFL (genlock telegram) data stream. It was
implemented to solve some compatibility issues with video
encoders. It solves two problems.
First, the PAL switch bit is only meaningful in PAL. Some
encoders (including Analog Devices encoders) also look at the
state of this bit in NTSC.
Second, there was a design change in Analog Devices encoders
from ADV717x to ADV719x. The older versions used the SFL
(genlock telegram) bit directly, whereas the more recent versions
invert the bit prior to using it to compensate for the 1-line delay
of an SFL (genlock telegram) transmission.
As a result, to be compatible with NTSC format, the PAL switch bit
in the SFL (genlock telegram) must be 1 for ADV717x encoders
and 0 for ADV7190/ADV7191/ADV7194 encoders. If the state
of the PAL switch bit is set incorrectly, a 180° phase shift occurs.
In a decoder/encoder back-to-back system in which SFL is used,
this bit must be set up properly for the specific encoder used.
SFL_INV, Address 0x41 [6]
0 (default)—Makes the part SFL compatible with ADV717x and
ADV73xx encoders.
1—Makes the part SFL compatible with ADV7190/ADV7191/
ADV7194 encoders.