LFXP20C-5F484C Lattice, LFXP20C-5F484C Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP20C-5F484C
Manufacturer Part Number
LFXP20C-5F484C
Description
IC FPGA 19.7KLUTS 340I/O 484-BGA
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP20C-5F484C
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP20C-5F484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 4 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
sysIO Standards Supported in Each Bank......................................................................................................... 8-5
LVCMOS Buffer Configurations ......................................................................................................................... 8-5
Differential SSTL and HSTL Support ................................................................................................................. 8-7
PCI Support with Programmable PCICLAMP .................................................................................................... 8-7
5V Interface with PCI Clamp Diode.................................................................................................................... 8-8
Programmable Input Delay ................................................................................................................................ 8-9
Software sysIO Attributes................................................................................................................................... 8-9
Design Considerations and Usage................................................................................................................... 8-12
Differential I/O Implementation......................................................................................................................... 8-13
Technical Support Assistance.......................................................................................................................... 8-13
Appendix A. HDL Attributes for Synplify
VHDL Synplify/Precision RTL Synthesis.......................................................................................................... 8-15
Verilog for Synplify ........................................................................................................................................... 8-18
Verilog for Precision RTL Synthesis................................................................................................................. 8-20
Appendix B. sysIO Attributes Using Preference Editor User Interface............................................................. 8-22
Appendix C. sysIO Attributes Using Preference File (ASCII File) .................................................................... 8-23
V
V
Input Reference Voltage (V
V
Mixed Voltage Support in a Bank.............................................................................................................. 8-4
Programmable Pull-up/Pull-Down/Buskeeper........................................................................................... 8-5
Programmable Drive ................................................................................................................................. 8-5
Programmable Slew Rate ......................................................................................................................... 8-7
Open Drain Control ................................................................................................................................... 8-7
IO_TYPE ................................................................................................................................................... 8-9
OPENDRAIN........................................................................................................................................... 8-10
DRIVE ..................................................................................................................................................... 8-10
PULLMODE ............................................................................................................................................ 8-11
PCICLAMP.............................................................................................................................................. 8-11
SLEWRATE ............................................................................................................................................ 8-11
FIXEDDELAY.......................................................................................................................................... 8-11
DIN/DOUT............................................................................................................................................... 8-11
LOC......................................................................................................................................................... 8-12
Banking Rules ......................................................................................................................................... 8-12
Differential I/O Rules ............................................................................................................................... 8-12
Assigning V
LVDS....................................................................................................................................................... 8-13
BLVDS .................................................................................................................................................... 8-13
RSDS ...................................................................................................................................................... 8-13
LVPECL .................................................................................................................................................. 8-13
Differential SSTL and HSTL.................................................................................................................... 8-13
Syntax ..................................................................................................................................................... 8-15
Examples ................................................................................................................................................ 8-15
Syntax ..................................................................................................................................................... 8-18
Examples ................................................................................................................................................ 8-18
Syntax ..................................................................................................................................................... 8-20
Example .................................................................................................................................................. 8-20
IOBUF ..................................................................................................................................................... 8-23
LOCATE.................................................................................................................................................. 8-23
USE DIN CELL........................................................................................................................................ 8-24
USE DOUT CELL.................................................................................................................................... 8-24
PGROUP VREF ...................................................................................................................................... 8-24
CCAUX
CCJ
REF1
(1.2V/1.5V/1.8V/2.5V/3.3V).............................................................................................................. 8-3
for DDR Memory Interface ............................................................................................................. 8-3
(3.3V) ........................................................................................................................................... 8-3
REF
/ V
REF
Groups for Referenced Inputs............................................................................. 8-12
REF1,
V
®
REF2
and Precision
)................................................................................................... 8-3
3
®
RTL Synthesis ........................................................ 8-15
LatticeXP Family Handbook
Table of Contents
Related parts for LFXP20C-5F484C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP20C-3FN256C](/photos/16/15/161505/landingpagelatticexp2_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 19.7K LUTS 188 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP20C-3F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-3FN388C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-4FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-4FN388C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-5FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 20000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP20C-3F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP20C-3FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 340I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP20C-4F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP20C-4FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP20C-5FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 340I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP20C-3FN388I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 19.7KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet: