AM29LV400BT-90EC Spansion Inc., AM29LV400BT-90EC Datasheet - Page 11

• Manufacturer Part Number: AM29LV400BT-90EC
• Manufacturer: Spansion Inc.

Specifications of AM29LV400BT-90EC

• Cell Type: NOR
• Density: 4Mb
• Access Time (max): 90ns
• Interface Type: Parallel
• Boot Type: Top
• Address Bus: 19/18Bit
• Operating Supply Voltage (typ): 3/3.3V
• Operating Temp Range: 0C to 70C
• Package Type: TSOP
• Program/erase Volt (typ): 2.7 to 3.6V
• Sync/async: Asynchronous
• Operating Temperature Classification: Commercial
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 3.6V
• Word Size: 8/16Bit
• Number Of Words: 512K/256K
• Supply Current: 12mA
• Mounting: Surface Mount
• Pin Count: 48
• Lead Free Status / Rohs Status: Not Compliant

DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is composed of latches that store the
commands, along with the address and data informa-
tion needed to execute the command. The contents of
Legend:
L = Logic Low = V
Notes:
1. Addresses are A17:A0 in word mode (BYTE# = V
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins DQ15–DQ0 operate in the byte or word configura-
tion. If the BYTE# pin is set at logic ‘1’, the device is in
word configuration, DQ15–DQ0 are active and con-
trolled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte
configuration, and only data I/O pins DQ0–DQ7 are
active and controlled by CE# and OE#. The data I/O
pins DQ8–DQ14 are tri-stated, and the DQ15 pin is
used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
whether the device outputs array data in words or
bytes.
December 4, 2006 21523D4
Read
Write
Standby
Output Disable
Reset
Sector Protect (Note 2)
Sector Unprotect (Note 2)
Temporary Sector
Unprotect
Protection/Unprotection” section.
Operation
IL
, H = Logic High = V
IH
. The BYTE# pin determines
V
0.3 V
CE#
CC
X
X
L
L
L
L
L
±
Table 1. Am29LV400B Device Bus Operations
IL
OE# WE# RESET#
H
H
H
H
IH
. CE# is the power
L
X
X
X
, V
ID
H
X
H
X
X
L
L
L
= 12.0 ± 0.5 V, X = Don’t Care, A
D A T A
V
0.3 V
V
IH
V
V
CC
H
H
H
L
ID
ID
ID
), A17:A-1 in byte mode (BYTE# = V
Am29LV400B
±
Sector Address, A6 = H,
Sector Address, A6 = L,
S H E E T
A1 = H, A0 = L
A1 = H, A0 = L
the register serve as inputs to the internal state ma-
chine. The state machine outputs dictate the function
of the device. Table 1 lists the device bus operations,
the inputs and control levels they require, and the re-
sulting output. The following subsections describe
each of these operations in further detail.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. The device remains
enabled for read access until the command register
contents are altered.
Address access time (t
dresses to valid output data. The chip enable access
time (t
ble CE# to valid data at the output pins. The output en-
able access time (t
edge of OE# to valid data at the output pins (assuming
t h e a d d r e s s e s h ave b e e n s t a bl e fo r a t l e a s t
t
See “Reading Array Data” for more information. Refer
to the AC
Addresses
ACC
(Note 1)
–t
A
A
A
X
X
X
IN
IN
IN
OE
CE
) is the delay from stable addresses and sta-
time).
IN
Read Operations
= Addresses In, D
High-Z
High-Z
High-Z
DQ0–
D
DQ7
D
D
D
D
OUT
OE
IN
IN
IN
IN
IL
ACC
) is the delay from the falling
).
) is the delay from stable ad-
BYTE#
High-Z
High-Z
High-Z
= V
D
IN
D
D
table for timing specifica-
OUT
X
X
IN
IN
= Data In, D
IH
DQ8–DQ14 = High-Z,
DQ8–DQ15
DQ15 = A-1
BYTE#
OUT
High-Z
High-Z
High-Z
High-Z
= V
X
X
= Data Out
IL
9