M30624FGPGP Renesas Electronics America, M30624FGPGP Datasheet - Page 77
M30624FGPGP
Manufacturer Part Number
M30624FGPGP
Description
Manufacturer
Renesas Electronics America
Datasheet
1.M30624FGPGP.pdf
(103 pages)
Specifications of M30624FGPGP
Cpu Family
M16C
Device Core Size
16/32Bit
Frequency (max)
24MHz
Interface Type
I2C/IEBus/UART
Program Memory Type
Flash
Program Memory Size
256KB
Total Internal Ram Size
20KB
# I/os (max)
87
Number Of Timers - General Purpose
11
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
3.3V
On-chip Adc
26-chx10-bit
On-chip Dac
2-chx8-bit
Instruction Set Architecture
CISC
Mounting
Surface Mount
Pin Count
100
Package Type
LQFP
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGPGP
Manufacturer:
RENESAS
Quantity:
14
Part Number:
M30624FGPGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30624FGPGP#D3C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGPGP#D5C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGPGP#U3C
Manufacturer:
AVX
Quantity:
40 000
Company:
Part Number:
M30624FGPGP#U3C
Manufacturer:
Renesas
Quantity:
1 200
Company:
Part Number:
M30624FGPGP#U3C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGPGP#U5
Manufacturer:
RENESAS
Quantity:
1
Company:
Part Number:
M30624FGPGP#U5C
Manufacturer:
RENESAS
Quantity:
1 467
M16C/62P Group (M16C/62P, M16C/62PT)
Rev.2.41
REJ03B0001-0241
Figure 5.15
Memory Expansion Mode, Microprocessor Mode
(Common to setting with wait and setting without wait)
WR, WRL, WRH
WR, WRL, WRH
RDY input
(Effective for setting with wait)
(Separate bus)
RD
BCLK
RD
(Separate bus)
BCLK
HOLD input
HLDA output
P0, P1, P2,
P3, P4,
P5_0 to P5_2
(Multiplexed bus)
(Multiplexed bus)
NOTES:
Jan 10, 2006
1. These pins are set to high-impedance regardless of the input level of the
BYTE pin, PM06 bit in PM0 register and PM11 bit in PM1 register.
Timing Diagram (3)
(1)
Measuring conditions :
· V
· Input timing voltage : Determined with V
· Output timing voltage : Determined with V
CC1
t
su(HOLD−BCLK)
=V
Page 75 of 96
CC2
=3V
t
d(BCLK−HLDA)
t
su(RDY−BCLK)
t
h(BCLK−HOLD)
Hi
−
Z
t
d(BCLK−HLDA)
IL
=0.6V, V
OL
=1.5V, V
IH
=2.4V
OH
=1.5V
V
t
h(BCLK−RDY)
CC1
5. Electrical Characteristics
=V
CC2
=3V