M30624FGPGP Renesas Electronics America, M30624FGPGP Datasheet - Page 79

• Manufacturer Part Number: M30624FGPGP
• Manufacturer: Renesas Electronics America

Specifications of M30624FGPGP

• Cpu Family: M16C
• Device Core Size: 16/32Bit
• Frequency (max): 24MHz
• Interface Type: I2C/IEBus/UART
• Program Memory Type: Flash
• Program Memory Size: 256KB
• Total Internal Ram Size: 20KB
• # I/os (max): 87
• Number Of Timers - General Purpose: 11
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3.3V
• On-chip Adc: 26-chx10-bit
• On-chip Dac: 2-chx8-bit
• Instruction Set Architecture: CISC
• Mounting: Surface Mount
• Pin Count: 100
• Package Type: LQFP
• Lead Free Status / Rohs Status: Compliant

M16C/62P Group (M16C/62P, M16C/62PT)
Rev.2.41
REJ03B0001-0241
Figure 5.17
Memory Expansion Mode, Microprocessor Mode
(for 1-wait setting and external area access)
Read timing
Write timing
t
cyc
Measuring conditions
BCLK
CSi
ADi
BHE
ALE
RD
DBi
BCLK
CSi
ADi
BHE
ALE
WR,WRL,
WRH
DBi
· V
· Input timing voltage : V
· Output timing voltage : V
=
Jan 10, 2006
CC1
f(BCLK)
=V
1
Timing Diagram (5)
CC2
=3V
t
d(BCLK−ALE)
t
t
d(BCLK−ALE)
d(BCLK−CS)
t
t
d(BCLK−CS)
d(BCLK−AD)
t
30ns.max
30ns.max
d(BCLK−AD)
30ns.max
30ns.max
30ns.max
30ns.max
Page 77 of 96
Hi−Z
t
t
cyc
cyc
IL
=0.6V, V
OL
t
h(BCLK−ALE)
Hi−Z
=1.5V, V
t
t
d(BCLK−RD)
h(BCLK−ALE)
−4ns.min
30ns.max
−4ns.min
IH
=2.4V
OH
(1.5 × t
=1.5V
t
d(BCLK−WR)
(0.5 × t
t
t
ac2(RD−DB)
d(BCLK−DB)
cyc
30ns.max
40ns.max
t
−60)ns.max
d(DB−WR)
cyc
−40)ns.min
t
su(DB−RD)
50ns.min
(0.5 × t
t
h(BCLK−WR)
t
h(WR−AD)
t
0ns.min
h(WR−DB)
(0.5 × t
t
0ns.min
h(RD−AD)
cyc
−10)ns.min
cyc
−10)ns.min
t
h(BCLK−CS)
t
h(BCLK−CS)
t
t
t
t
h(BCLK−DB)
h(BCLK−AD)
h(BCLK−AD)
h(BCLK−RD)
4ns.min
4ns.min
0ns.min
4ns.min
4ns.min
4ns.min
t
h(RD−DB)
0ns.min
V
CC1
5. Electrical Characteristics
=V
CC2
=3V