GS88036BGT-200 GSI TECHNOLOGY, GS88036BGT-200 Datasheet - Page 11

• Manufacturer Part Number: GS88036BGT-200
• Description: SRAM Chip Sync Quad 2.5V/3.3V 9M-Bit 256K x 36 6.5ns/3ns 100-Pin TQFP Tray
• Manufacturer: GSI TECHNOLOGY

Specifications of GS88036BGT-200

• Package: 100TQFP
• Timing Type: Synchronous
• Density: 9 Mb
• Data Rate Architecture: SDR
• Typical Operating Supply Voltage: 2.5|3.3 V
• Address Bus Width: 18 Bit
• Number Of I/o Lines: 36 Bit
• Number Of Ports: 4
• Number Of Words: 256K

Notes:
1.
2.
3.
Rev: 1.05 11/2008
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
Transitions shown in gray tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
X
X
CW
First Write
Burst Write
W
Simplified State Diagram with G
W
CW
11/24
W
CR
R
CR
R
Deselect
X
CW
CW
W
W
GS88018/32/36BT-333/300/250/200/150
R
CR
First Read
Burst Read
R
R
CR
X
X
© 2002, GSI Technology