GS840E18AT-166 GSI TECHNOLOGY, GS840E18AT-166 Datasheet - Page 9

no-image

GS840E18AT-166

Manufacturer Part Number
GS840E18AT-166
Description
SRAM Chip Sync Dual 3.3V 4M-Bit 256K x 18 8.5ns/3.5ns 100-Pin TQFP Tray
Manufacturer
GSI TECHNOLOGY
Datasheet

Specifications of GS840E18AT-166

Package
100TQFP
Timing Type
Synchronous
Density
4 Mb
Data Rate Architecture
SDR
Typical Operating Supply Voltage
3.3 V
Number Of I/o Lines
18 Bit
Number Of Ports
2
Number Of Words
256K
Rev: 1.12 10/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
BGA Pin Description
B
ADSP, ADSC
A
Symbol
, B
A
E
V
ADV
DQ
DQ
DQ
DQ
LBO
GW
V
V
BW
B
NC
0
CK
1
ZZ
FT
E
DDQ
G
, A
A
, B
, E
DD
SS
2
A
B
C
D
1
C
3
, B
D
Type
I/O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Byte Write Enable for DQ
9/31
Address Strobe (Processor, Cache Controller); active low
Address field LSBs and Address Counter Preset Inputs
Burst address counter advance enable; active low
Global Write Enable—Writes all bytes; active low
Byte Write—Writes all enabled bytes; active low
Flow Through or Pipeline mode; active low
Linear Burst Order mode; active low
Sleep Mode control; active high
Clock Input Signal; active high
Data Input and Output pins
Output driver power supply
Output Enable; active low
Chip Enable; active high
Chip Enable; active low
I/O and Core Ground
GS840E18/32/36AT/B-190/180/166/150/100
Core power supply
Description
Address Inputs
No Connect
A
, DQ
B
, DQ
C
, DQ
D
I/Os; active low
© 1999, GSI Technology

Related parts for GS840E18AT-166