SI3201-KS Silicon Laboratories Inc, SI3201-KS Datasheet - Page 42

• Manufacturer Part Number: SI3201-KS
• Description: IC LINEFEED INTRFC SI321X 16SOIC
• Manufacturer: Silicon Laboratories Inc
• Series: ProSLIC®r

Specifications of SI3201-KS

• Package / Case: 16-SOIC (3.9mm Width) Exposed Pad, 16-eSOIC, 16-HSOIC
• Function: CODEC
• Interface: PCM, Serial, SPI
• Number Of Circuits: 1
• Voltage - Supply: 3.13 V ~ 5.25 V
• Current - Supply: 88mA
• Power (watts): 800mW
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Includes: BORSCHT Functions, Ring Trip Detection
• Product: SLIC
• Supply Voltage (min): 3.13 V
• Supply Current: 88 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Si3210/Si3211
2.3.4. Enhanced FSK Waveform Generation
Silicon revisions C and higher support enhanced FSK
generation capabilities, which can be enabled by setting
FSKEN = 1 (direct Register 108, bit 6) and REN = 1
(direct Register 32, bit 6). In this mode, the user can
define mark (1) and space (0) attributes once during
initialization by defining indirect registers 99–104. The
user need only indicate 0-to-1 and 1-to-0 transitions in
the information stream. By writing to FSKDAT (direct
Register 52), this mode applies a 24 kHz sample rate to
tone generator 1 to give additional resolution to timers
and frequency generation. “AN32: Si321x Frequency
Shift
instructions on how to implement FSK in this mode.
Additionally, sample source code is available from
Silicon Laboratories upon request.
2.3.5. Tone Generator Interrupts
Both the active and inactive timers can generate their
own interrupt to signal “on/off” transitions to the
software. The timer interrupts for tone generator 1 can
be individually enabled by setting the O1AE and O1IE
bits (direct Register 21, bits 0 and 1, respectively).
Timer interrupts for tone generator two are O2AE and
O2IE (direct Register 21, bits 2 and 3, respectively). A
pending interrupt for each of the timers is determined by
reading the O1AP, O1IP, O2AP, and O2IP bits in the
Interrupt Status 1 register (direct Register 18, bits 0
through 3, respectively).
42
Gen. 1
Output
OSS1
Signal
Tone
O1E
Keying
(FSK)
0,1
...
Modulation”
...
, O AT1
Figure 21. Tone Generator Timing Diagram
0,1
gives
...
detailed
Rev. 1.45
...
, OIT1
2.4. Ringing Generation
The ProSLIC provides fully-programmable internal
balanced ringing with or without a dc offset to ring a
wide variety of terminal devices. All parameters
associated with ringing (ringing frequency, waveform,
amplitude, dc offset, and ringing cadence) are software-
programmable. Both sinusoidal and trapezoidal ringing
waveforms are supported, and the trapezoidal crest
factor is programmable. Ringing signals of up to 88 V
peak or more can be generated, enabling the ProSLIC
to drive a 5 REN (1380  + 40 µF) ringer load across
loop lengths of 2000 feet (160 ) or more.
2.4.1. Ringing Architecture
The ringing generator architecture is nearly identical to
that of the tone generator. The sinusoidal ringing
waveform is generated using an internal two-pole
resonance
frequency and amplitude. However, since ringing
frequencies are very low compared to the audio band
signaling
generated at a rate of 1 kHz instead of 8 kHz.
The ringing generator has two timers that function the
same as the tone generator timers. They allow on/off
cadence settings of up to 8 seconds on and 8 seconds
off. In addition to controlling ringing cadence, these
timers control the transition into and out of the ringing
state. Table 30 summarizes the list of registers used for
ringing generation.
Note: Tone generator 2 should not be enabled concurrently
with the ringing generator due to resource sharing
within the hardware.
0,1
...
frequencies,
oscillator
...
, O AT1
circuit
the
0,1
...
ringing
with
programmable
waveform
...
...
is