SC16C852SVIET,157 NXP Semiconductors, SC16C852SVIET,157 Datasheet - Page 24
![IC UART DL 1.8V W/FIFO 36-TFBGA](/photos/6/98/69857/36-tfbga_sot912-1_pkg_sml.jpg)
SC16C852SVIET,157
Manufacturer Part Number
SC16C852SVIET,157
Description
IC UART DL 1.8V W/FIFO 36-TFBGA
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C852SVIET151.pdf
(48 pages)
Specifications of SC16C852SVIET,157
Features
Programmable
Number Of Channels
2, DUART
Fifo's
128 Byte
Protocol
RS485
Voltage - Supply
1.8V
With Auto Flow Control
Yes
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
36-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935286451157
SC16C852SVIET
SC16C852SVIET
SC16C852SVIET
SC16C852SVIET
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC16C852SVIET,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC16C852SV_1
Product data sheet
Table 10.
[1]
Table 11.
[1]
FCR[7]
0
0
1
1
FCR[5]
0
0
1
1
When RXINTLVL or TXINTLVL or FLWCNTH or FLWCNTL contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL; see
When RXINTLVL or TXINTLVL or FLWCNTH or FLWCNTL contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL; see
RCVR trigger levels
TX FIFO trigger levels
FCR[6]
0
1
0
1
FCR[4]
0
1
0
1
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
Rev. 01 — 23 September 2008
RX FIFO trigger level in 32-byte FIFO mode
8 bytes
16 bytes
24 bytes
28 bytes
TX FIFO trigger level in 32-byte FIFO mode
16 bytes
8 bytes
24 bytes
30 bytes
Section 6.4 “FIFO
Section 6.4 “FIFO
SC16C852SV
operation”.
operation”.
[1]
[1]
© NXP B.V. 2008. All rights reserved.
24 of 48