MX29F004TQC-12 Macronix International Co., MX29F004TQC-12 Datasheet

no-image

MX29F004TQC-12

Manufacturer Part Number
MX29F004TQC-12
Description
Manufacturer
Macronix International Co.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MX29F004TQC-12
Manufacturer:
MX
Quantity:
6 227
FEATURES
• 524,288 x 8 only
• Single power supply operation
• Fast access time: 70/90/120ns
• Low power consumption
• Command register architecture
• Auto Erase (chip & sector) and Auto Program
GENERAL DESCRIPTION
The MX29F004T/B is a 4-mega bit Flash memory orga-
nized as 512K bytes of 8 bits. MXIC's Flash memories
offer the most cost-effective and reliable read/write non-
volatile random access memory. The MX29F004T/B is
packaged in 32-pin PLCC, TSOP, PDIP. It is designed
to be reprogrammed and erased in system or in stan-
dard EPROM programmers.
The standard MX29F004T/B offers access time as fast
as 70ns, allowing operation of high-speed microproces-
sors without wait states. To eliminate bus contention,
the MX29F004T/B has separate chip enable (CE) and
output enable (OE) controls.
MXIC's Flash memories augment EPROM functionality
with in-circuit electrical erasure and programming. The
MX29F004T/B uses a command register to manage this
functionality. The command register allows for 100%
TTL level control inputs and fixed power supply levels
P/N:PM0554
- 5.0V only operation for read, erase and program op-
eration
- 30mA maximum active current (5MHz)
- 1uA typical standby current
- Byte Programming (7us typical)
- Sector Erase
(Sector structure:16KB/8KB/8KB/32KB and 64KBx7)
- Automatically erase any combination of sectors with
Erase Suspend capability.
- Automatically program and verify data at specified
address
1
during erase and programming, while maintaining maxi-
mum EPROM compatibility.
MXIC Flash technology reliably stores memory
contents even after 100,000 erase and program
cycles. The MXIC cell is designed to optimize the
erase and programming mechanisms. In addition,
the combination of advanced tunnel oxide
processing and low internal electric fields for erase
and program operations produces reliable cycling.
The MX29F004T/B uses a 5.0V 10% VCC supply
to perform the High Reliability Erase and auto
Program/Erase algorithms.
The highest degree of latch-up protection is
achieved with MXIC's proprietary non-epi process.
Latch-up protection is proved for stresses up to 100
milliamps on address and data pin from -1V to VCC
+ 1V.
• Erase suspend/Erase Resume
• Status Reply
• Chip protect/unprotect for 5V only system or 5V/12V
• 100,000 minimum erase/program cycles
• Latch-up protected to 100mA from -1V to VCC+1V
• Low VCC write inhibit is equal to or less than 3.2V
• Package type:
• Compatibility with JEDEC standard
• 20 years data retention
- Suspends an erase operation to read data from, or
program data to, another sector that is not being
erased, then resumes the erase.
- Data polling & Toggle bit for detection of program
and erase cycle completion.
system.
- 32-pin PLCC, TSOP or PDIP
- Pinout and software compatible with single-power
supply Flash
4M-BIT [512KX8] CMOS FLASH MEMORY
MX29F004T/B
REV. 1.9, OCT. 19, 2004

Related parts for MX29F004TQC-12

MX29F004TQC-12 Summary of contents

Page 1

FEATURES • 524,288 x 8 only • Single power supply operation - 5.0V only operation for read, erase and program op- eration • Fast access time: 70/90/120ns • Low power consumption - 30mA maximum active current (5MHz) - 1uA typical ...

Page 2

PIN CONFIGURATIONS 32 PDIP A18 1 32 VCC WE A16 2 31 A15 30 A17 3 A12 29 A14 4 A13 A11 ...

Page 3

SECTOR STRUCTURE MX29F004T TOP BOOT SECTOR ADDRESS TABLE Sector A18 A17 A16 A15 SA0 SA1 SA2 SA3 SA4 SA5 1 ...

Page 4

BLOCK DIAGRAM CONTROL CE INPUT OE LOGIC WE ADDRESS LATCH A0-A18 AND BUFFER Q0-Q7 P/N:PM0554 MX29F004T/B PROGRAM/ERASE HIGH VOLTAGE MX29F004T/B FLASH ARRAY ARRAY SOURCE HV Y-PASS GATE PGM SENSE DATA AMPLIFIER HV PROGRAM DATA LATCH I/O BUFFER 4 WRITE STATE ...

Page 5

AUTOMATIC PROGRAMMING The MX29F004T/B is byte programmable using the Au- tomatic Programming algorithm. The Automatic Pro- gramming algorithm makes the external system do not need to have time out sequence nor to verify the data programmed. The typical chip programming ...

Page 6

TABLE1. SOFTWARE COMMAND DEFINITIONS First Bus Command Bus Cycle Cycle Addr Reset 1 XXXH F0H Read 1 RA Read Silicon ID 4 555H Chip Protect Verify 4 555H Program 4 555H Chip Erase 6 555H Sector Erase 6 555H Sector ...

Page 7

TABLE 2. MX29F004T/B BUS OPERATION Mode Read Silicon ID Manufacturer Code (1) Read Silicon ID Device Code (1) Read Standby Output Disable Write Chip Protect with 12V system (6) Chip Unprotect with 12V system (6) Verify Chip Protect with 12V ...

Page 8

READ/RESET COMMAND The read or reset operation is initiated by writing the read/ reset command sequence into the command register. Microprocessor read cycles retrieve array data. The de- vice remains enabled for reads until the command regis- ter contents are ...

Page 9

SECTOR ERASE COMMANDS The Automatic Sector Erase does not require the de- vice to be entirely pre-programmed prior to executing the Automatic Set-up Sector Erase command and Auto- matic Sector Erase command. Upon executing the Au- tomatic Sector Erase command, ...

Page 10

ERASE SUSPEND This command only has meaning while the state ma- chine is executing Automatic Sector Erase operation, and therefore will only be responded during Automatic Sector Erase operation. When the Erase Suspend com- mand is written during a sector ...

Page 11

Q6:Toggle BIT I Toggle Bit indicates whether an Automatic Pro- gram or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any ...

Page 12

Q5 Exceeded Timing Limits Q5 will indicate if the program or erase time has ex- ceeded the specified limits (internal pulse count). Under these conditions Q5 will produce a "1". This time-out condition indicates that the program or erase cycle ...

Page 13

CHIP PROTECTION WITH 12V SYSTEM The MX29F004T/B features chip protection, which will disable both program and erase operations. To activate this mode, the programming equipment must force VID on address pin A9 and control pin OE, (suggest VID=12V) A6=VIL and ...

Page 14

CAPACITANCE ( 1.0 MHz) SYMBOL PARAMETER CIN1 Input Capacitance CIN2 Control Pin Capacitance COUT Output Capacitance READ OPERATION ° DC CHARACTERISTICS ( SYMBOL PARAMETER ILI Input Leakage Current ILO Output Leakage Current ...

Page 15

ABSOLUTE MAXIMUM RATINGS RATING Ambient Operating Temperature Storage Temperature Applied Input Voltage Applied Output Voltage VCC to Ground Potential A9 & OE READ TIMING WAVEFORMS VIH Addresses VIL VIH CE VIL VIH WE VIL VIH OE VIL HIGH Z VOH ...

Page 16

AC CHARACTERISTICS SYMBOL PARAMETER tOES OE setup time tCWC Command programming cycle tCEP WE programming pulse width tCEPH1 WE programming pulse width High tCEPH2 WE programming pulse width High tAS Address setup time tAH Address hold time ...

Page 17

SWITCHING TEST CIRCUITS DEVICE UNDER TEST CL=100pF Including jig capacitance SWITCHING TEST WAVEFORMS 2.4V 0.45V AC TESTING: Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Input pulse rise and fall times are <20ns. ...

Page 18

AUTOMATIC PROGRAMMING TIMING WAVEFORM One byte data is programmed. Verify in fast algorithm and additional programming by external control are not required because these operations are executed auto- matically by internal control circuit. Programming completion can be verified by DATA ...

Page 19

AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data A0H Address 555H NO Invalid Command P/N:PM0554 MX29F004T/B START Write Program Data/Address NO Toggle Bit Checking Q6 not Toggled YES Verify Byte Ok YES ...

Page 20

AUTOMATIC CHIP ERASE TIMING WAVEFORM All data in chip are erased. External erase verification is not required because data is erased automatically by internal control circuit. Erasure completion can be verified by DATA polling and toggle bit checking after AUTOMATIC ...

Page 21

AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 80H Address 555H Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 10H Address 555H NO Invalid Command P/N:PM0554 START ...

Page 22

AUTOMATIC SECTOR ERASE TIMING WAVEFORM Sector data indicated by A13 to A18 are erased. External erase verify is not required because data are erased automatically by internal control circuit. Erasure comple- tion can be verified by DATA polling and toggle ...

Page 23

AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 80H Address 555H Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 30H Sector Address Toggle Bit Checking Load Other ...

Page 24

ERASE SUSPEND/ERASE RESUME FLOWCHART P/N:PM0554 MX29F004T/B START Write Data B0H NO Toggle Bit checking Q6 not toggled YES Read Array or Program Reading or NO Programming End YES Write Data 30H Continue Erase Another NO Erase Suspend ? YES 24 ...

Page 25

TIMING WAVEFORM FOR CHIP PROTECTION FOR SYSTEM WITH 12V A1 A6 12V 5V A9 tVLHT 12V 5V OE tVLHT WE CE Data P/N:PM0554 MX29F004T/B tWPP 1 tOESP 25 Verify tVLHT 01H F0H tOE REV. 1.9, OCT. 19, 2004 ...

Page 26

TIMING WAVEFORM FOR CHIP UNPROTECTION FOR SYSTEM WITH 12V A1 12V 5V A9 tVLHT A6 12V 5V OE tVLHT WE CE Data P/N:PM0554 MX29F004T/B tWPP 2 tOESP 26 Verify tVLHT 00H F0H tOE REV. 1.9, OCT. 19, 2004 ...

Page 27

CHIP PROTECTION ALGORITHM FOR SYSTEM WITH 12V PLSCNT=32? Device Failed P/N:PM0554 START PLSCNT=1 OE=VID,A9=VID,CE=VIL A6=VIL Activate WE Pulse Time Out 10us Set WE=VIH, CE=OE=VIL A9 should remain VID Read Data with A1 Data=01H? Yes Yes Remove VID from ...

Page 28

TIMING WAVEFORM FOR CHIP PROTECTION FOR SYSTEM WITHOUT 12V Data Note: 1. Must issue "unlock for sector protect/unprotect" command before chip protection for a system without 12V provided. 2. Except F0H P/N:PM0554 Toggle bit ...

Page 29

TIMING WAVEFORM FOR CHIP UNPROTECTION FOR SYSTEM WITHOUT 12V Data Don't care P/N:PM0554 Toggle bit polling tCEP * See the following Note! (Note 2) Note: 1. Must issue "unlock for sector protect/unprotect" command before ...

Page 30

CHIP PROTECTION ALGORITHM FOR SYSTEM WITHOUT 12V Increment PLSCNT PLSCNT=32? Device Failed P/N:PM0554 MX29F004T/B START PLSCNT=1 Write "unlock for chip protect/unprotect" Command(Table1) OE=VIH, A9=VIH CE=VIL, A6=VIL Activate WE Pulse to start Data don't care Toggle bit checking Q6 not Toggled ...

Page 31

CHIP UNPROTECTION ALGORITHM FOR SYSTEM WITHOUT 12V Write "unlock for chip protect/unprotect" No P/N:PM0554 MX29F004T/B START PLSCNT=1 Command (Table 1) Set OE=A9=VIH CE=VIL, A6=1 Active WE Pulse to start Data don't care Toggle bit checking Q6 not Toggled Yes Set ...

Page 32

ID CODE READ TIMING WAVEFORM VCC 5V VID ADD VIH A9 VIL VIH ADD A0 VIL tACC A1 VIH VIL ADD VIH A2-A8 A10-A18 VIL CE VIH VIL VIH WE VIL VIH OE VIL VIH DATA VIL Q0-Q7 P/N:PM0554 MX29F004T/B ...

Page 33

... Boot Sector as an example, For Bottom Boot Sector ones, MX29F004TXX will be changed to MX29F004Bxx) Part No. Access Time (ns) MX29F004TQC-55 55 MX29F004TQC-70 70 MX29F004TQC-90 90 MX29F004TQC-12 120 MX29F004TTC-55 55 MX29F004TTC-70 70 MX29F004TTC-90 90 MX29F004TTC-12 120 MX29F004TPC-55 55 MX29F004TPC-70 70 MX29F004TPC-90 90 MX29F004TPC-12 120 MX29F004TQC-55G 55 MX29F004TQC-70G 70 MX29F004TQC-90G 90 MX29F004TQC-12G 120 MX29F004TTC-55G 55 MX29F004TTC-70G 70 MX29F004TTC-90G 90 MX29F004TTC-12G 120 P/N:PM0554 MX29F004T/B Operating Current Standby Current MAX.(mA) MAX.(uA ...

Page 34

ERASE AND PROGRAMMING PERFORMANCE (1) PARAMETER Sector Erase Time Chip Erase Time Byte Programming Time Chip Programming Time Erase/Program Cycles Note: 1. Not 100% Tested, Excludes external system level over head. 2. Typical values measured at 25 C,5V. 3. Maximum ...

Page 35

PACKAGE INFORMATION P/N:PM0554 MX29F004T/B 35 REV. 1.9, OCT. 19, 2004 ...

Page 36

P/N:PM0554 MX29F004T/B 36 REV. 1.9, OCT. 19, 2004 ...

Page 37

P/N:PM0554 MX29F004T/B 37 REV. 1.9, OCT. 19, 2004 ...

Page 38

REVISION HISTORY Revision Description 1.0 To remove "Advanced Information" data sheet marking and contain information on products in full production. 1.1 To improve ICC1 spec:from 40mA @5MHz to 30mA @5MHz 1.2 1. Program/erase cycle times:10K cycles-->100K cycles 2. To add ...

Page 39

... MX29F004T/B MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice. ...

Related keywords