S2067TB AMCC (Applied Micro Circuits Corp), S2067TB Datasheet
S2067TB
Specifications of S2067TB
Available stocks
Related parts for S2067TB
S2067TB Summary of contents
Page 1
DEVICE SPECIFICATION DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O FEATURES • Broad operating rate range (0.77 GHz - 1.3 GHz) - 1062 MHz (Fibre Channel) - 1250 MHz (Gigabit Ethernet) line rates - ...
Page 2
S2067 Figure 2. Typical Backplane Application MAC (ASIC) MAC ATM (ASIC) Fibre S2065 Channel Ethernet MAC etc. (ASIC) MAC (ASIC) MAC (ASIC) MAC ATM (ASIC) Fibre S2065 Channel Ethernet MAC etc. (ASIC) MAC (ASIC) 2 DUAL SERIAL BACKPLANE DEVICE WITH ...
Page 3
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Figure 3. S2067 Input/Output Diagram RESET RATE REFCLK CLKSEL TMODE TCLKO DINA[0:7] 10 SOFA, KGENA TCLKA DINB[0:7] 10 SOFB, KGENB TCLKB ERRA DOUTA[0:7] 10 EOFA, KFLAGA RCA P/N ERRB DOUTB[0:7] 10 EOFB, KFLAGB ...
Page 4
S2067 Figure 4. Transmitter Block Diagram RATE REFCLK CLKSEL TMODE 8 DINA[0:7] FIFO SOFA (input) KGENA 0 1 TCLKA 8 DINB[0:7] FIFO (input) SOFB KGENB 0 1 TCLKB 4 DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O DIN PLL 10x/20x 10 ...
Page 5
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Figure 5. Receiver Block Diagram RATE CMODE REFCLK EOFA KFLAGA FIFO (output) ERRA 8 DOUTA[0:7] 2 RCAP/N EOFB KFLAGB FIFO (output) ERRB 8 DOUTB[0:7] 2 RCBP/N LPEN October 13, 2000 / Revision E ...
Page 6
S2067 TRANSMITTER DESCRIPTION The transmitter section of the S2067 contains a single PLL which is used to generate the serial rate transmit clock for all transmitters. Two channels are provided with a variety of options regarding input clocking and loopback. ...
Page 7
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O The S2067 supports full and 1/2 rate operation for all modes of operation. When RATE is LOW, the S2067 serial data rate equals the VCO frequency. When RATE is HIGH, the VCO is ...
Page 8
S2067 Table 2. K Character Generation (SOFx = ...
Page 9
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Frequency Synthesizer (PLL) The S2067 synthesizes a serial transmit clock from the reference signal provided. The S2067 will obtain phase and frequency lock within 2500 bit times after the start of receiving reference ...
Page 10
S2067 Clock Recovery Function Clock recovery is performed on the input data stream for each channel of the S2067. The receiver PLL has been optimized for the anticipated needs of Serial Backplane systems. A simple state machine in the clock ...
Page 11
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O 8B/10B Decoding After performing serial-to-parallel conversion, the S2067 provides 8B/10B decoding of the data. The received 10-bit codeword is decoded to recover the original 8-bit data. The decoder also checks for er- rors ...
Page 12
S2067 OTHER OPERATING MODES Operating Frequency Range The S2067 is designed to operate at serial baud rates of 0.77 GHz to 1.3 GHz (616 Mbit/sec to 1040 Mbit/sec user data rate). The part is specified at the Fibre Channel rate ...
Page 13
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Table 9. Transmitter Input Signals Assignment and Description ...
Page 14
S2067 Table 10. Transmitter Output Signals Assignment and Description ...
Page 15
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Table 12. Receiver Output Signal Pin Assignment and Description ...
Page 16
S2067 Table 13. Receiver Input Signal Pin Assignment and Description ...
Page 17
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Table 15. Power and Ground Signals Pin Assignment and Description ...
Page 18
S2067 Figure 9. S2067 Pinout (Bottom View ...
Page 19
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Figure 10. S2067 Pinout (Top View ...
Page 20
S2067 Figure 11. 156 TBGA Package Thermal Management Device S2067 20 DUAL SERIAL BACKPLANE DEVICE WITH DUAL I 19.8˚C/W 3.5˚C/W October 13, 2000 / Revision E ...
Page 21
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Figure 12. Transmitter Timing (REFCLK Mode, TMODE =0) REFCLK DINx[0:7], SOFx, KGENx SERIAL DATA OUT Table 16. S2067 Transmitter Timing (REFCLK Mode, TMODE = ...
Page 22
S2067 Figure 14. Receiver Timing (Full Clock Mode, CMODE = 1) SERIAL DATA IN RCxN RCxP DOUTx[0:7], EOFx, KFLAGx, ERRx Table 18. S2067 Receiver Timing (Full Clock Mode, CMODE = ...
Page 23
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Figure 16. TCLKO Timing REFCLK TCLKO Table 20. S2064 Transmitter (TCLKO Timing ...
Page 24
S2067 Table 21. Absolute Maximum Ratings ...
Page 25
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Table 24. Serial Data Timing, Transmit Outputs ...
Page 26
S2067 OUTPUT LOAD The S2067 serial outputs require a resistive load to set the output current. The recommended resistor value is 4 ground. This value can be varied to adjust drive current, signal voltage swing, and power usage ...
Page 27
DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O Figure 23. Loop Filter Capacitor Connections October 13, 2000 / Revision E 270 CAP1 22 nf CAP2 270 S2067 S2067 27 ...
Page 28
S2067 Ordering Information – Applied Micro Circuits Corporation • 6290 Sequence Dr., San Diego, CA 92121 ...