AT89C51ID2 Atmel Corporation, AT89C51ID2 Datasheet - Page 107
AT89C51ID2
Manufacturer Part Number
AT89C51ID2
Description
Manufacturer
Atmel Corporation
Specifications of AT89C51ID2
Flash (kbytes)
64 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Twi (i2c)
1
Uart
1
Sram (kbytes)
2
Eeprom (bytes)
2048
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C51ID2-IM
Manufacturer:
ATMEL
Quantity:
3 233
Company:
Part Number:
AT89C51ID2-RLTUM
Manufacturer:
ATMEL
Quantity:
13 937
Company:
Part Number:
AT89C51ID2-SLSIM
Manufacturer:
ATMEL
Quantity:
5 510
Company:
Part Number:
AT89C51ID2-SLSIM
Manufacturer:
TI
Quantity:
5 510
Company:
Part Number:
AT89C51ID2-SLSUM
Manufacturer:
BROADCOM
Quantity:
2 000
Hardware Watchdog
Timer
Using the WDT
4289C–8051–11/05
The WDT is intended as a recovery method in situations where the CPU may be sub-
jected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer
ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable
the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location
0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator
is running and there is no way to disable the WDT except through reset (either hardware
reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH
pulse at the RST-pin.
To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR
location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH
and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it
reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will
increment every machine cycle while the oscillator is running. This means the user must
reset the WDT at least every 16383 machine cycle. To reset the WDT the user must
write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter
cannot be read or written. When WDT overflows, it will generate an output RESET pulse
at the RST-pin. The RESET pulse duration is 96 x T
PERIPH
that will periodically be executed within the time required to prevent a WDT reset.
To have a more powerful WDT, a 2
capability, ranking from 16ms to 2s @ F
WDTPRG register description, Table 82.
Table 82. WDTRST Register
WDTRST - Watchdog Reset Register (0A6h)
Reset Value = XXXX XXXXb
Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in
sequence.
7
-
. To make the best use of the WDT, it should be serviced in those sections of code
6
-
5
-
7
4
-
counter has been added to extend the Time-out
OSCA
= 12MHz. To manage this feature, refer to
3
-
CLK PERIPH
2
-
, where T
AT89C51ID2
CLK PERIPH
1
-
= 1/F
0
-
107
CLK