ATtiny2313A Atmel Corporation, ATtiny2313A Datasheet - Page 66
ATtiny2313A
Manufacturer Part Number
ATtiny2313A
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny2313A
Flash (kbytes)
2 Kbytes
Pin Count
20
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
18
Ext Interrupts
18
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.12
Eeprom (bytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATtiny2313A-MMH
Manufacturer:
SAMSUNG
Quantity:
101
Company:
Part Number:
ATtiny2313A-MU
Manufacturer:
ATMEL
Quantity:
313
Company:
Part Number:
ATtiny2313A-MUR
Manufacturer:
LT
Quantity:
4 439
Company:
Part Number:
ATtiny2313A-PU
Manufacturer:
TI
Quantity:
1 560
Part Number:
ATtiny2313A-PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny2313A-SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
66
ATtiny2313A/4313
Table 10-6
shown in
MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT.
Table 10-6.
Table 10-7.
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
PTOE
DIEOE
DIEOV
DI
AIO
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
PTOE
DIEOE
DIEOV
DI
AIO
Figure 10-5 on page
PB7/USCK/
SCL/PCINT7
USI_TWO_WIRE
0
USI_TWO_WIRE
(USI_SCL_HOLD+
PORTB7)•DDB7
USI_TWO_WIRE •
DDB7
0
USI_PTOE
(PCINT7•PCIE)
+USISIE
1
PCINT7 Input
USCK Input SCL
Input
–
PB3/OC1A/
PCINT3
0
0
0
0
OC1A_PVOE
OC1A_PVOV
0
(PCINT3 • PCIE)
1
PCINT7 Input
–
and
Overriding Signals for Alternate Functions in PB7..PB4
Overriding Signals for Alternate Functions in PB3..PB0
Table 10-7
relate the alternate functions of Port B to the overriding signals
PB6/DO/PCINT6
0
0
0
0
USI_THREE_WIRE
DO
0
(PCINT6•PCIE)
1
PCINT6 Input
–
60. SPI MSTR INPUT and SPI SLAVE OUTPUT constitute the
PB2/OC0A/
PCINT2
0
0
0
0
OC0A_PVOE
OC0A_PVOV
0
(PCINT2 • PCIE)
1
PCINT6 Input
–
PB5/SDA/
DI/PCINT5
0
0
USI_TWO_WIRE
(SDA + PORTB5)•
DDB5
USI_TWO_WIRE
• DDB5
0
0
(PCINT5•PCIE) +
USISIE
1
PCINT5 Input
SDA Input
DI Input
–
PB1/AIN1/
PCINT1
0
0
0
0
0
0
0
(PCINT1 • PCIE)
1
PCINT5 Input
AIN1
PB4/OC1B/
PCINT4
0
0
0
0
OC1B_PVOE
0OC1B_PVOV
0
(PCINT4•PCIE)
1
PCINT4 Input
–
0
PCINT4 Input
PB0/AIN0/
PCINT0
0
0
0
0
0
0
(PCINT0 • PCIE)
1
AIN0
8246B–AVR–09/11