AD5425 Analog Devices, AD5425 Datasheet - Page 5

no-image

AD5425

Manufacturer Part Number
AD5425
Description
High Bandwidth, CMOS 8-Bit Serial Interface Multiplying D/A Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD5425

Resolution (bits)
8bit
Dac Update Rate
2.47MSPS
Dac Settling Time
100ns
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Current Out
Dac Input Format
Ser,SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5425YRM
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5425YRMZ
Manufacturer:
TDK
Quantity:
1 000
Part Number:
AD5425YRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5425YRMZ-REEL7
Manufacturer:
AVAGO
Quantity:
1 000
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns (10% to 90% of V
V
Table 2.
Parameter
f
t
t
t
t
t
t
t
t
t
t
t
1
2
SCLK
1
2
3
4
5
6
7
8
9
10
11
Guaranteed by design and characterization, not subject to production test.
Falling or rising edge as determined by control bits of serial word.
2
REF
= 10 V, I
LDAC
LDAC
SCLK
SYNC
DIN
1
2
1
NOTES:
1
2
OUT
ASYNCHRONOUS LDAC UPDATE MODE.
SYNCHRONOUS LDAC UPDATE MODE.
2 = 0 V, temperature range for Y version: −40°C to +125°C ; all specifications T
V
50
20
8
8
13
5
3
5
30
0
12
10
t
8
DD
= 2.5 V to 5.5 V
t
4
DB7
t
5
t
6
Unit
MHz max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
t
2
Figure 2. Timing Diagram
Rev. A | Page 5 of 28
t
1
t
3
DD
) and timed from a voltage level of (V
Conditions/Comments
Maximum clock frequency
SCLK cycle time
SCLK high time
SCLK low time
SYNC falling edge to SCLK falling edge setup time
Data setup time
Data hold time
SYNC rising edge to SCLK falling edge
Minimum SYNC high time
SCLK falling edge to LDAC falling edge
LDAC pulse width
SCLK falling edge to LDAC rising edge
DB0
t
7
t
9
t
10
t
11
MIN
to T
MAX
IL
, unless otherwise noted.
+ V
IH
)/2. V
DD
=2.5 V to 5.5 V,
AD5425

Related parts for AD5425